Senior DFT engineer with 10+ yrs experience in SoC DfT implementation and verification of scan architectures, JTAG, memory BIST, ATPG, LBIST.BE / ME / B.Tech / M.Tech from reputed institutes with 1st class degree and minimum of 5yrs of relevant industry experienceThe engineer should be well versed in Post Si Debug, Verilog / VHDL RTL coding, experienced in using Mentor DfT tools and Cadence tools.The engineer needs to have hands-on experience in scan insertion, JTAG, LBIST, ATPG DRC and coverage analysis, Simulation debug with timing / SDF.Must have worked on one SoC at least, from start to end.Must be proactive, collaborative and detail-oriented capable of exercising independent judgmentThe engineer with experience on debug and root cause the problem in simulation failuresSelf-motivation, flexibility, with strong interpersonal skills. Effective communication skills, oral and written skillsShow an engaged curiosity, a will to understand the mechanisms behind the effects, an eagerness to constantly learn and improveSkills Required
Scan Insertion, Jtag, rtl verification , ATPG