This job offer is not available in your country.
VLSI - DFT Staff Engineer / Principal Engineer
Eteros TechnologiesBengaluru, Karnataka, India30+ days ago
Job descriptionMinimum 10yrs+ experience in DFT implementation Must have worked on Scan Insertion, MBiST, ATPG, Simulations Must have experience with Synopsys DFT tools & Flows Experience in DFT timing closure preferred Experience in multi-die HBM / Memory testing with Synopsys tools preferred Work hands-on on critical tasks of DFT implementation Own the DFT implementation flows, methodologies and execution of SoCs Experience Experience in all phases of the DFT pre and post-Si for large SoCs Implement DFT of SoC / Full-chip-level and / or high-speed cores / blocks Experience in high-speed, low-power, mixed-signal SoC’s is a plus Preferably worked on 5nm / 7nm / 12nm / 14nm / 16nm nodes at the major foundries Experience in developing DFT architecture, Test-plan, implementation methodologies Experience in scan insertion, memory-BIST, JTAG / IJTAG, CTL, IEEE 1149.1 / 1500 wrappers, BSCAN, Compression, ATPG, Simulations, post-Si testing / debug Experience in manual test-point insertion, improve coverage targets, high-compression Experience in hierarchical ATPG, OCC / OPCG, power-aware scan / ATPG methodologies Experience in test-mode constraints generation and test-mode timing closure Experience in patter generation for foundry, post-Si support / debug Thorough understanding of digital design, timing analysis, and physical design process EDA Tools : Cadence (Encounter-Test, Modus-DFT, Tempus, Conformal), Mentor (Tessent tool suite), Synopsys (DFTC, Tetramax, TestMax-DFT, SMS, PTSI) BTech / MTech / PhD with in Electrical or Computer engineering 10-17years of hands-on experience with DFT and test flow with commercial EDA tools for large and complex SOCs Strong fundamental knowledge of DFT techniques include JTAG, ATPG, yield learning, logic diagnosis, Scan compression, IEEE 1500 Std. and MBIST Experience with Cadence & Synopsys DFT tools is required. Strong programming skills in Perl / TCL / C++ and shell scripting is required Must be able to solve complex problems and independently drive tasks to completion in a timely manner. Be able to work under limited supervision and take complete accountability. Excellent written and verbal communication skills Work on leading edge technologies An opportunity for career development and growth Competitive compensation Medical Benefits and more
Company : Eteros Technologies India Private Limited
Eteros Technologies, Inc. is a Semiconductor Engineering services startup, head quartered in the heart of the Silicon Valley, San Jose, CA, USA. Eteros Technologies India Pvt Ltd is a wholly owned subsidiary offices in Bangalore, Noida, Hyderabad and Ahmedabad
- Our world-wide customers are amongst The Who's who in the semiconductor industry. Eteros works not only with some of the top 20 semiconductor startups in the world but boasts of customers who are among the most respected publicly traded semiconductor companies.
- Eteros engineers work on cutting edge technology nodes while working on the state-of-the art designs in the AI / ML, Datacenter, Automotive and 5G domains. Eteros engineers work with some of the brightest, innovative and successful engineers and leaders around the world. A one-of-a-kind opportunity where young Eteros engineers showcase their ability and experience world-wide from day 1 while learning from some of the world's most well-respected companies.
- We are not your traditional design services company offering staff augmentation. Eteros engineers are treated as an integral part of the customer team and routinely are responsible for turnkey, end-to-end ownership and delivery, whether it is Implementation, Digital and Mixed Signal Verification, DFT or Analog Design and Layout. Eteros and our engineers work closely with our customers to define and set methodologies and design flows.
- Eteros invests in our engineers. Our engineers are continuously learning, on and off the job. They are able to grow the breadth and depth of knowledge. We believe in preparing our employees for the fast-track in career development as well as longevity
Job Title / Role : DFT - Lead / Principal Engineer
Location : Bangalore / Hyderabad / Ahmedabad
Experience Level : 10+ Years
Industry : Semiconductors
Employment Type : Full-time
Job Functions : Engineering
Summary
Requirements
What's in it for you
Create a job alert for this search
Staff Engineer • Bengaluru, Karnataka, India
Related jobs
)
![[Apply in 3 Minutes] Sr RTL Principal Design Engineer](https://cdn-logos.talent.com/v1/logo/image?feedcode=attb-in&company_name=Cadence%20System%20Design%20and%20Analysis)
- Promoted
RTL Release Principal Design Engineer
Cadence System Design and AnalysisBengaluru, Karnataka, India College education in Electronics Engineering or Computer Engineering.Working knowledge in RTL design flow steps like RTL coding, Simulation, compilation / testbench validation, Synthesis, Timing, DFT...Show moreLast updated: 30+ days ago
- Promoted
Lead RTL Design Engineer
ACL DigitalBengaluru, Karnataka, India Experience Level : 10+ years of RTL design and development.Job Description : Silicon Design Engineer.Location : Hyderabad and Bangalore.
Basic Job Deliverable : Silicon Design Engineer (RTL Design and De...Show moreLast updated: 30+ days ago
- Promoted
Sima.ai Technologies - Senior Staff DFT Engineer - VLSI Design
SiMa.ai TechnologiesBengaluru,Karnataka,India Job Description : Key Responsibilities : - Block-level and sub-system DFT micro-architecture including SCAN...Show moreLast updated: 30+ days ago
- Promoted
- New!
▷ Urgent! Lead DFT Engineer
ACL DigitalBengaluru, Karnataka, India DFT resource with 8+ yrs experience.Strong background and experience with Scan design, Clock architecture, ATPG methodology and industry standard tools - Worked on Test compressions and decompressi...Show moreLast updated: 3 hours ago
- Promoted
Sr RTL Principal Design Engineer
Cadence System Design and AnalysisBengaluru, Karnataka, India Interface Controller IP development.The role would include design and support of the RTL of the PCIe / CXL / IDE / UALink IP solution of Cadence.
The work involved will be working with the existing RTL, a...Show moreLast updated: 30+ days ago
- Promoted
RTL Design Engineer
ACL DigitalBengaluru, Karnataka, India Location : Bangalore / Hyderabad.Strong experience in RTL Design using Verilog / System Verilog.Exposure to complex SoC / ASIC design and integration.
Hands-on with synthesis, Lint, CDC preferred.Show moreLast updated: 30+ days ago
- Promoted
Principal RTL Design Engineer
ACL DigitalBengaluru, Karnataka, India Proficiency in developing micro-architecture from the design requirements, defining the H / W- S / W interface.In-depth understanding of MIPI CSI and DSI protocols.
Experience designing IP blocks for vi...Show moreLast updated: 30+ days ago
- Promoted
Lead DFT Engineer
ACL DigitalBengaluru, India DFT resource with 8+ yrs experience.Strong background and experience with Scan design, Clock architecture, ATPG methodology and industry standard tools.
Worked on Test compressions and decompression...Show moreLast updated: 30+ days ago
- Promoted
- New!
▷ Urgent! DFT Engineer
CanvendorBengaluru, Karnataka, India Urgent_Opening_for_Canvendor #Hiring : DFT Engineer (3+ Years Experience) |Bangalore| Immediate Joiners Preferred Location : Bangalore, India Experience : 3-8 Years Notice period : Immediate to 30d...Show moreLast updated: 3 hours ago
- Promoted
RTL Design Engineers
ACL DigitalBengaluru, Karnataka, India Candidate should be with strong RTL design experience.Strong design Experience in Ethernet IPs or Ethernet protocol domain.Show moreLast updated: 30+ days ago
- Promoted
DFT Engineer
CanvendorBengaluru, India Hiring : DFT Engineer (3+ Years Experience) |Bangalore| Immediate Joiners Preferred.Notice period : Immediate to 30days.Mandatory : DFT, ATPG, Scan Insertion, EDA Tools.
DFT Fundamentals including JTA...Show moreLast updated: 30+ days ago
- Promoted
GLS DV Engineer (SI50FF RM 3485)
ConfidentialBengaluru / Bangalore TB, flow development for GLS , Integrate with RTL DV env.Unit delay GLS, Power aware GLS, SDF timing based GLS at subsystem and SOC level.Show moreLast updated: 28 days ago
- Promoted
Principal DFT Engineer
ConfidentialBengaluru / Bangalore Senior DFT engineer with 10+ yrs experience in SoC DfT implementation and verification of scan architectures, JTAG, memory BIST, ATPG, LBIST.
Tech from reputed institutes with 1st class degree and m...Show moreLast updated: 25 days ago
- Promoted
Lead DFT Engineer
eInfochips (An Arrow Company)Bengaluru, India We are hiring for DFT Engineers.Location- Bangalore, Ahmedabad, Hyderabad, Noida.Detailed Description of the Job Profile.
Incumbent will be responsible for Scan insertion and validation, BIST, MBIST...Show moreLast updated: 30+ days ago
- Promoted
Sr Principal RTL Design Engineer
ConfidentialBengaluru / Bangalore Proficient in Verilog coding, RTL design and complex control path and data path designs.Knowledge of any of the interface Protocols like UCIe, PCIe, USB, MIPI(DPHY), HDMI / Display, Ethernet, SATA.Kn...Show moreLast updated: 30+ days ago
- Promoted
Sima.ai Technologies - Principal DFT Engineer - MBIST / SoC
SiMa.ai TechnologiesBangalore About the job : Description : Job Title : Principal DFT Engineer Job Location : B...Show moreLast updated: 13 days ago
- Promoted
- New!
▷ Only 24h Left! Lead RTL Design Engineer
ACL DigitalBengaluru, Karnataka, India Lead RTL Design Engineers Experience Level : 10+ years of RTL design and development Job Description : Silicon Design Engineer Location : Hyderabad and Bangalore Basic Job Deliverable : Silicon Desi...Show moreLast updated: 3 hours ago
- Promoted
[Apply in 3 Minutes] Sr RTL Principal Design Engineer
Cadence System Design and AnalysisBengaluru, Karnataka, India RTL Design Engineer for Interface Controller IP development team.Position is based in Bangalore or Noida.The role would include design and support of the RTL of the PCIe / CXL / IDE / UALink IP solution ...Show moreLast updated: 12 days ago