12+ years of experience in ASIC designProficient in Verilog coding, RTL design and complex control path and data path designsKnowledge of any of the interface Protocols like UCIe, PCIe, USB, MIPI(DPHY), HDMI / Display, Ethernet, SATAKnowledge of RTL checks ex- LINT, SDC, CDC Familiar with synthesis flow, LEC and timing constraintsExperience in writing Verilog testbench and running simulations.Skills Required
Rtl Design, Coding, Usb, Verilog, Ethernet, Pcie, RTL, ASIC Design, Sata, Principal