High Performance DSP core Implementation Engineer, Sr Lead Engineer

Job Area :  Engineering Group, Engineering Group >

Hardware Engineering

General Summary :

As a leading technology innovator, Qualcomm pushes the boundaries of what's possible to enable next-generation experiences and drives digital transformation to help create a smarter, connected future for all. As a Qualcomm Hardware Engineer, you will plan, design, optimize, verify, and test electronic systems, bring-up yield, circuits, mechanical systems, Digital / Analog / RF / optical systems, equipment and packaging, test systems, FPGA, and / or DSP systems that launch cutting-edge, world class products. Qualcomm Hardware Engineers collaborate with cross-functional teams to develop solutions and meet performance requirements.

Minimum Qualifications :

Bachelor's degree in Computer Science, Electrical / Electronics Engineering, Engineering, or related field and 3+ years of Hardware Engineering or related work experience.

OR

Master's degree in Computer Science, Electrical / Electronics Engineering, Engineering, or related field and 2+ years of Hardware Engineering or related work experience.

OR

PhD in Computer Science, Electrical / Electronics Engineering, Engineering, or related field and 1+ year of Hardware Engineering or related work experience.

Job Role

Should have strong understanding and in-depth knowledge of Physical Synthesis and Synthesis methodologies with leading industry standard tools.

Experience with writing timing constraints for synthesis, STA, timing closure and pipelining at different levels for performance optimization and timing closure.

Experience in all aspects of timing closure for multi-clock domain designs.

Should be familiar with MCMM synthesis and optimization.

Should have good understanding of low-power design implementation using UPF.

Experience with scripting language such as Perl / Python, TCL.

Experience with different power optimization flows or technique such as clock gating.

Should be able to work independently with design, DFT and PD team for netlist delivery, timing constraints validation

Should be able to handle ECOs and formal verification and maintain high quality matrix

Skill Set

• Proficiency in Python / Tcl
• Familiar with Synthesis tools (Fusion Compiler / Genus),
• Fair knowledge in LEC, LP signoff tools
• Proficient in VLSI front end design steps- Verilog / VHDL, Synthesis, QoR optimization & Equivalence Checking
• Familiarity with standard software engineering practices like Version Control, Configuration Management, Regression is a plus
• Should be sincere, dedicated and willing to take up new challenges

Applicants  Qualcomm is an equal opportunity employer. If you are an individual with a disability and need an accommodation during the application / hiring process, rest assured that Qualcomm is committed to providing an accessible process. You may e-mail [HIDDEN TEXT] or call Qualcomm's toll-free number found here. Upon request, Qualcomm will provide reasonable accommodations to support individuals with disabilities to be able participate in the hiring process. Qualcomm is also committed to making our workplace accessible for individuals with disabilities. (Keep in mind that this email address is used to provide reasonable accommodations for individuals with disabilities. We will not respond here to requests for updates on applications or resume inquiries).

Qualcomm expects its employees to abide by all applicable policies and procedures, including but not limited to security and other requirements regarding protection of Company confidential information and other confidential and / or proprietary information, to the extent those requirements are permissible under applicable law.

To all Staffing and Recruiting Agencies  Please do not forward resumes to our jobs alias, Qualcomm employees or any other company location. Qualcomm is not responsible for any fees related to unsolicited resumes / applications.

If you would like more information about this role, please contact Qualcomm Careers.

Skills Required

Synthesis, Front End Design, Rtl Design, Vlsi, Timing Analysis, Verilog