Gate level simulations ( Zero delay / Timing Delay simulations)
Worked on JTAG / P1500 protocols
Perl / Tcl scripting
Timing / Formal verification / PD flow knowledge is plus
Create a job alert for this search
Engineer • India
Related jobs
Promoted
DFT Lead Engineer
ACL DigitalIndia
Work Location - Bangalore Experience - 7+ Years.Desired Skills and Experience –.SCAN / ATPG, MBIST, Boundary Scan.DFT logic integration and verification.
Experience in debugging low coverage and DRC f...Show moreLast updated: 30+ days ago
Promoted
DFT Engineer
Capgemini EngineeringIndia
Will be responsible for Designing and Implementing DFT techniques.Should hava a good understanding of Memory BIST / Scan / OnChip Compression / At-speed Scan / Test-clocking / Boundary Scan / Analog Testing / P...Show moreLast updated: 30+ days ago
Promoted
New!
Senior DFT Engineer [11 / 10 / 2025]
Eximietas DesignIndia
Position : Senior DFT Engineers / Leads / Architects.Location : Bengaluru or Visakhapatnam or San Jose, Bay Area, & Austin, USA.
Anyone with a Valid H1B or Already in US.We are looking for SoC / ASIC Digita...Show moreLast updated: 2 hours ago
Promoted
SOC DFT Engineer
ACL DigitalIndia
Job Description : Scan insertion.Gate level simulations ( Zero delay / Timing Delay simulations).Worked on JTAG / P1500 protocols.
Timing / Formal verification / PD flow knowledge is plus.Location : Bangalore...Show moreLast updated: 30+ days ago
We are the leading provider of silicon, software and solutions for a smarter, more connected world.We hire the most innovative talent in the world to solve the industry’s toughest problems, providi...Show moreLast updated: 16 days ago
Promoted
Manager, DFT
MediaTekIndia
Responsibilities : Responsible for implementing the hardware Memory BIST (MBIST) features that support ATE, in-system test, debug and diagnostics needs of the memories in design.Work closely with th...Show moreLast updated: 30+ days ago
Promoted
DFT Engineer - Sr. / Lead
ACL DigitalIndia
Job Description Scan insertion.Gate level simulations ( Zero delay / Timing Delay simulations).Worked on JTAG / P1500 protocols.
Timing / Formal verification / PD flow knowledge is plus.Show moreLast updated: 30+ days ago
Promoted
▷ [Apply in 3 Minutes] DFT Engineer
ACL DigitalIndia
Develop and implement DFT architecture and methodologies for ASIC / SoC designs.Insert and verify scan chains (scan insertion, ATPG, scan stitching).
Implement MBIST / Logic BIST using industry-standard...Show moreLast updated: 20 days ago
Promoted
Lead DFT Engineer
ACL DigitalIndia
Semiconductors / ASIC / SoC Design.DFT architecture, planning, and implementation across complex SoC / ASIC designs.As a technical leader, you will mentor junior engineers, collaborate with cross-fun...Show moreLast updated: 30+ days ago
Promoted
Senior DFT Engineer
Eximietas DesignIndia
Position : Senior DFT Engineers / Leads / Architects.Location : Bengaluru or Visakhapatnam or San Jose, Bay Area, & Austin, USA.
Anyone with a Valid H1B or Already in US.We are looking for SoC / ASIC Digita...Show moreLast updated: 30+ days ago
Promoted
Senior DFT Engineer
Texas InstrumentsIndia
TI offers one of the world's largest portfolio of power management and delivery for CPU and GPU Servers, personal electronics and automotive.
Our team has full product development responsibility fro...Show moreLast updated: 20 days ago
Promoted
Lead DFT Engineer
Tech MahindraIndia
Open position : - Lead DFT Engineer Experience : - 7+ years Location : - Bangalore NP : - Immediate to 15 days JD : - 1.Experience with DFT tools such as Synopsys DFT Compiler, Test Kompress and Xelium.Mi...Show moreLast updated: 19 days ago
Promoted
DFT Engineers 5+years
ACL DigitalIndia
DFT feature verification (such as JTAG, MBIST, SCAN, fuse, IO-PHY loopback testing) • Strong background in Verilog, SystemVerilog (SV), SVA, UVM verification methodologies and C++ • Strong debug sk...Show moreLast updated: 30+ days ago
Promoted
New!
▷ 15h Left : DFT Lead Engineer
7Rays SemiconductorsIndia
The candidate is expected to have clear understanding of IJTAG, P1500 protocols and should have hands on experience of at least one of these.
The candidate is expected to have clear understanding of...Show moreLast updated: 2 hours ago
Promoted
DFT Engineer
ACL DigitalIndia
Develop and implement DFT architecture and methodologies for ASIC / SoC designs.Insert and verify scan chains (scan insertion, ATPG, scan stitching).
Implement MBIST / Logic BIST using industry-standard...Show moreLast updated: 30+ days ago
Promoted
DFT Lead Engineer
7Rays SemiconductorsIndia
Job Description- The candidate is expected to have clear understanding of IJTAG, P1500 protocols and should have hands on experience of at least one of these.
The candidate is expected to have clear...Show moreLast updated: 30+ days ago
Promoted
Lead DFT Engineer (Apply Now)
ACL DigitalIndia
Industry : Semiconductors / ASIC / SoC Design.We are looking for a Lead DFT Engineer to drive DFT architecture, planning, and implementation across complex SoC / ASIC designs.As a technical leader, yo...Show moreLast updated: 30+ days ago
Promoted
DFT Verfication Engineer
ACL DigitalIndia
DFT feature verification (such as JTAG, MBIST, SCAN, fuse, IO-PHY loopback testing) - Strong background in Verilog, SystemVerilog (SV), SVA, UVM verification methodologies and C++ - Strong debug sk...Show moreLast updated: 30+ days ago