Talent.com
This job offer is not available in your country.
▷ [15h Left] VLSI - DFT Senior Engineer / Lead Engineer

▷ [15h Left] VLSI - DFT Senior Engineer / Lead Engineer

Eteros TechnologiesIndia
14 hours ago
Job description

Company : Eteros Technologies India Private Limited

Eteros Technologies, Inc. is a Semiconductor Engineering services startup, head quartered in the heart of the Silicon Valley, San Jose, CA, USA. Eteros Technologies India Pvt Ltd is a wholly owned subsidiary offices in Bangalore, Noida, Hyderabad and Ahmedabad

  • Our world-wide customers are amongst The Who's who in the semiconductor industry. Eteros works not only with some of the top 20 semiconductor startups in the world but boasts of customers who are among the most respected publicly traded semiconductor companies.
  • Eteros engineers work on cutting edge technology nodes while working on the state-of-the art designs in the AI / ML, Datacenter, Automotive and 5G domains. Eteros engineers work with some of the brightest, innovative and successful engineers and leaders around the world. A one-of-a-kind opportunity where young Eteros engineers showcase their ability and experience world-wide from day 1 while learning from some of the world's most well-respected companies.
  • We are not your traditional design services company offering staff augmentation. Eteros engineers are treated as an integral part of the customer team and routinely are responsible for turnkey, end-to-end ownership and delivery, whether it is Implementation, Digital and Mixed Signal Verification, DFT or Analog Design and Layout. Eteros and our engineers work closely with our customers to define and set methodologies and design flows.
  • Eteros invests in our engineers. Our engineers are continuously learning, on and off the job. They are able to grow the breadth and depth of knowledge. We believe in preparing our employees for the fast-track in career development as well as longevity

Job Title / Role : DFT - Senior Engineer / Lead

Location : Bangalore / Hyderabad / Ahmedabad

Experience Level : 4+ Years

Industry : Semiconductors

Employment Type : Full-time

Job Functions : Engineering

Summary

  • Minimum 4 yrs+ experience in DFT implementation
  • Must have worked on Scan Insertion, MBiST, ATPG, Simulations
  • Must have experience with Synopsys DFT tools & Flows
  • Experience in DFT timing closure preferred
  • Experience in multi-die HBM / Memory testing with Synopsys tools preferred
  • Work hands-on on critical tasks of DFT implementation
  • Own the DFT implementation flows, methodologies and execution of SoCs Experience
  • Experience in all phases of the DFT pre and post-Si for large SoCs
  • Implement DFT of SoC / Full-chip-level and / or high-speed cores / blocks
  • Experience in high-speed, low-power, mixed-signal SoC’s is a plus
  • Preferably worked on 5nm / 7nm / 12nm / 14nm / 16nm nodes at the major foundries
  • Experience in developing DFT architecture, Test-plan, implementation methodologies
  • Experience in scan insertion, memory-BIST, JTAG / IJTAG, CTL, IEEE 1149.1 / 1500 wrappers, BSCAN, Compression, ATPG, Simulations, post-Si testing / debug
  • Experience in manual test-point insertion, improve coverage targets, high-compression
  • Experience in hierarchical ATPG, OCC / OPCG, power-aware scan / ATPG methodologies
  • Experience in test-mode constraints generation and test-mode timing closure
  • Experience in patter generation for foundry, post-Si support / debug
  • Thorough understanding of digital design, timing analysis, and physical design process
  • EDA Tools : Cadence (Encounter-Test, Modus-DFT, Tempus, Conformal), Mentor (Tessent tool suite), Synopsys (DFTC, Tetramax, TestMax-DFT, SMS, PTSI)
  • Requirements

  • BTech / MTech / PhD with in Electrical or Computer engineering
  • 4-8years of hands-on experience with DFT and test flow with commercial EDA tools for large and complex SOCs
  • Strong fundamental knowledge of DFT techniques include JTAG, ATPG, yield learning, logic diagnosis, Scan compression, IEEE 1500 Std. and MBIST
  • Experience with Cadence & Synopsys DFT tools is required.
  • Strong programming skills in Perl / TCL / C++ and shell scripting is required
  • Must be able to solve complex problems and independently drive tasks to completion in a timely manner.
  • Be able to work under limited supervision and take complete accountability.
  • Excellent written and verbal communication skills
  • What's in it for you

  • Work on leading edge technologies
  • An opportunity for career development and growth
  • Competitive compensation
  • Medical Benefits and more
  • Create a job alert for this search

    15H Left • India

    Related jobs
    • Promoted
    ASI RTL Engineer 4+years HYD

    ASI RTL Engineer 4+years HYD

    ACL DigitalIndia
    Design and implement RTL code for ASICs in.Create high-quality, reusable, and maintainable RTL code for complex digital systems. Work closely with architects to understand the high-level design spec...Show moreLast updated: 30+ days ago
    • Promoted
    RTL Design Lead

    RTL Design Lead

    L&T Technology ServicesIndia
    RTL Design Engineer with 8+ to 15 of Hands on experiences.Experience / proficiency in RTL design(Verilog / VHDL) architecture implementation using (coding in) hardware description (RTL) , IP Design, So...Show moreLast updated: 30+ days ago
    • Promoted
    DFT Lead Engineer

    DFT Lead Engineer

    ACL DigitalIndia
    Work Location - Bangalore Experience - 7+ Years.Desired Skills and Experience –.SCAN / ATPG, MBIST, Boundary Scan.DFT logic integration and verification. Experience in debugging low coverage and DRC f...Show moreLast updated: 30+ days ago
    • Promoted
    Lead RTL Design Engineer

    Lead RTL Design Engineer

    ACL DigitalIndia
    Experience Level : 10+ years of RTL design and development Job Description : Silicon Design Engineer Location : Hyderabad and Bangalore. Basic Job Deliverable : Silicon Design Engineer (RTL Design and De...Show moreLast updated: 30+ days ago
    • Promoted
    LeadRTL design engineer

    LeadRTL design engineer

    ACL DigitalIndia
    Experience Level : 10+ years of RTL design and development Job Description : Silicon Design Engineer Location : Hyderabad and Bangalore. Basic Job Deliverable : Silicon Design Engineer (RTL Design and De...Show moreLast updated: 30+ days ago
    • Promoted
    RTL Design Engineer

    RTL Design Engineer

    Capgemini EngineeringIndia
    Experience : 7+years Location : Bangalore Job Description : Candidate should be good in Integration of SOC & RTL coding.Should be aware of soC flow like Spyglass-Lint / Synthesis (DC) / CDC.Should be aw...Show moreLast updated: 30+ days ago
    • Promoted
    3 Days Left! VLSI - DFT Senior Engineer / Lead Engineer

    3 Days Left! VLSI - DFT Senior Engineer / Lead Engineer

    Eteros TechnologiesIndia
    Company : Eteros Technologies India Private Limited.Semiconductor Engineering services startup, head quartered in the heart of the Silicon Valley, San Jose, CA, USA. Eteros Technologies India Pvt Ltd...Show moreLast updated: 18 days ago
    • Promoted
    Senior / Lead Engineer - DFT (Wireless SoC) 5+yrs Exp - HYDERABAD Location

    Senior / Lead Engineer - DFT (Wireless SoC) 5+yrs Exp - HYDERABAD Location

    Silicon LabsIndia
    We are the leading provider of silicon, software and solutions for a smarter, more connected world.We hire the most innovative talent in the world to solve the industry’s toughest problems, providi...Show moreLast updated: 16 days ago
    • Promoted
    ASIC RTL Engineer 4+ years Bangalore

    ASIC RTL Engineer 4+ years Bangalore

    ACL DigitalIndia
    Design and implement RTL code for ASICs in.Create high-quality, reusable, and maintainable RTL code for complex digital systems. Work closely with architects to understand the high-level design spec...Show moreLast updated: 30+ days ago
    • Promoted
    Senior Engineer

    Senior Engineer

    Tata TechnologiesIndia
    Experience : 2 Years to 5 Years.The DVA Engineer is responsible for Dimensional Variation Analysis, GD&T and Tolerance stack up for ongoing and new projects Job Responsibilities : - DVA Engineer crea...Show moreLast updated: 7 days ago
    • Promoted
    FPGA design Engineer 4+years HYD

    FPGA design Engineer 4+years HYD

    ACL DigitalIndia
    FPGA Design : Develop FPGA designs using hardware description languages (HDLs) such as VHDL or Verilog.Implement and optimize complex digital logic circuits for high-performance applications.Synthes...Show moreLast updated: 30+ days ago
    • Promoted
    DFT Engineer - Sr. / Lead

    DFT Engineer - Sr. / Lead

    ACL DigitalIndia
    Job Description Scan insertion.Gate level simulations ( Zero delay / Timing Delay simulations).Worked on JTAG / P1500 protocols. Timing / Formal verification / PD flow knowledge is plus.Show moreLast updated: 30+ days ago
    • Promoted
    Senior DFT Engineer

    Senior DFT Engineer

    Texas InstrumentsIndia
    TI offers one of the world's largest portfolio of power management and delivery for CPU and GPU Servers, personal electronics and automotive. Our team has full product development responsibility fro...Show moreLast updated: 20 days ago
    • Promoted
    RTL Design Engineers

    RTL Design Engineers

    ACL DigitalIndia
    RTL Design ( Ethernet ) Experience : 5-8 years Location : Hyderabad.Candidate should be with strong RTL design experience. Strong design Experience in Ethernet IPs or Ethernet protocol domain.Verilo...Show moreLast updated: 30+ days ago
    • Promoted
    DFT Lead Engineer

    DFT Lead Engineer

    7Rays SemiconductorsIndia
    Job Description- The candidate is expected to have clear understanding of IJTAG, P1500 protocols and should have hands on experience of at least one of these. The candidate is expected to have clear...Show moreLast updated: 30+ days ago
    • Promoted
    Lead DFT Engineer

    Lead DFT Engineer

    ACL DigitalNagpur, IN
    Semiconductors / ASIC / SoC Design.DFT architecture, planning, and implementation across complex SoC / ASIC designs.As a technical leader, you will mentor junior engineers, collaborate with cross-fun...Show moreLast updated: 30+ days ago
    • Promoted
    FPGA RTL Design Engineer

    FPGA RTL Design Engineer

    Centaurus Technologies and Systems Private LimitedIndia
    Job Summary We are seeking a talented.VHDL / Verilog for FPGA-based systems.The ideal candidate will be responsible for the full FPGA development lifecycle, from architecture design to verification, ...Show moreLast updated: 30+ days ago
    • Promoted
    Senior RTL Design Engineer

    Senior RTL Design Engineer

    ACL DigitalIndia
    Hi All, Job Location : Bangalore Notice Period : 15 days to 30 Days Minimum : 5+ Years 1.Experience in Low power RTL design, microarchitecture, synthesis, timing closure, Low power estimation.Should b...Show moreLast updated: 30+ days ago
    • Promoted
    Senior RTL engineer

    Senior RTL engineer

    HCLTechIndia
    Note : Not accepting applications below 5 years at the moment Senior RTL Design Engineer (5+ years’ experience) Company : HCL Tech Location : Bangalore / Chennai / Hyderabad / Kochi / Noida Notice - 0-90 days...Show moreLast updated: 30+ days ago
    • Promoted
    [3 Days Left] VLSI - DFT Senior Engineer / Lead Engineer

    [3 Days Left] VLSI - DFT Senior Engineer / Lead Engineer

    Eteros TechnologiesIndia
    Company : Eteros Technologies India Private Limited.Semiconductor Engineering services startup, head quartered in the heart of the Silicon Valley, San Jose, CA, USA. Eteros Technologies India Pvt Ltd...Show moreLast updated: 16 days ago