This job offer is not available in your country.

RTL Design Engineer-CXL [09 / 10 / 2025]

Tata Consultancy ServicesIndia

11 hours ago

Job description

RTL Design Engineer(CXL)

Experience - 5+yrs

Location- Bangalore

1. Strong RTL designer with IP design experience

2. SoC Integration

3. Interconnect Generation for a given configuration

4. CXL 3.1 and above design experience

Create a job alert for this search

Design • India

Related jobs

Promoted

RTL Engineer / RTL Lead and above

TessolveIndia

Opportunity With Tessolve Semiconductor- Bangalore.Hi All, we are hiring RTL design engineer and design verification engineer for Bangalore location. Exp : 5+ yr exp Skills : RTL ASIC, CDC, Lint, Synt...Show moreLast updated: 30+ days ago

Promoted

RTL Design Lead

L&T Technology ServicesIndia

RTL Design Engineer with 8+ to 15 of Hands on experiences.Experience / proficiency in RTL design(Verilog / VHDL) architecture implementation using (coding in) hardware description (RTL) , IP Design, So...Show moreLast updated: 30+ days ago

Promoted

ASI RTL Engineer 4+years HYD

ACL DigitalIndia

RTL Design : Design and implement RTL code for ASICs in Verilog or SystemVerilog.Create high-quality, reusable, and maintainable RTL code for complex digital systems. Architecture Design : Work closel...Show moreLast updated: 30+ days ago

Promoted

RTL - FPGA Design engineer

ACL DigitalIndia

Experience on Vivado flow or FPGA architecture.Interested,please drop your updated resume to janagaradha.Show moreLast updated: 30+ days ago

Promoted

Design Engineer

DDE UHPIndia

DDE UHP is a pioneering provider of ultra-high purity process utility systems serving the semiconductor, PV Solar and other high-tech industries. With a deep-rooted legacy in turnkey solutions for t...Show moreLast updated: 15 days ago

Promoted

IO Layout Engineer

ACL DigitalIndia

IO Layout Engineer Experience : .Semiconductors / ASIC / VLSI / IO & ESD Design Job Summary : We are looking for a highly motivated and experienced. The candidate will be responsible for full-custom la...Show moreLast updated: 30+ days ago

Promoted

Sr RTL Principal Design Engineer

Cadence System Design and AnalysisIndia

Interface Controller IP development.The role would include design and support of the RTL of the PCIe / CXL / IDE / UALink IP solution of Cadence. The work involved will be working with the existing RTL, a...Show moreLast updated: 30+ days ago

Promoted

LeadRTL design engineer

ACL DigitalIndia

Experience Level : 10+ years of RTL design and development Job Description : Silicon Design Engineer Location : Hyderabad and Bangalore. Basic Job Deliverable : Silicon Design Engineer (RTL Design and De...Show moreLast updated: 30+ days ago

Promoted

RTL Design Engineer

Capgemini EngineeringIndia

Experience : 7+years Location : Bangalore Job Description : Candidate should be good in Integration of SOC & RTL coding.Should be aware of soC flow like Spyglass-Lint / Synthesis (DC) / CDC.Should be aw...Show moreLast updated: 30+ days ago

Promoted

Lead RTL Design Engineer

ACL DigitalIndia

Experience Level : 10+ years of RTL design and development.Job Description : Silicon Design Engineer.Location : Hyderabad and Bangalore. Basic Job Deliverable : Silicon Design Engineer (RTL Design and De...Show moreLast updated: 30+ days ago

Promoted

▷ High Salary! RTL Design Engineer

ACL DigitalIndia

Knowledge in RTL Coding in Verilog or VHDL.Strong understanding of Logic design, Digital design, System design aspects, FPGA flow, Design Constraints etc. Knowledge in Xilinx FPGA architecture and d...Show moreLast updated: 30+ days ago

Promoted

senior RTL Design engineer

ACL DigitalIndia

RTL Design Engineer Experience : 5 years Location : Bangalore.As a member of the Computing and Graphics group, you will help bring to life cutting-edge designs. As a member of the front-end design / i...Show moreLast updated: 30+ days ago

Promoted

VLSI Layout Design Engineer

Sevya MultimediaIndia

Analog Layout Design Engineer with 3+ years of relevant work experience.You will be doing Analog Layout in advanced process technologies, serving global Semiconductor product MNC clients.Inducted i...Show moreLast updated: 30+ days ago

Promoted

RTL Design Engineers

ACL DigitalIndia

Candidate should be with strong RTL design experience.Strong design Experience in Ethernet IPs or Ethernet protocol domain. Verilog / VHDL languages - scripting languages TCL / Perl / python any one.Show moreLast updated: 30+ days ago

Promoted

RTL Design Verification Engineer

ACL DigitalIndia

Experience : 4 to 10 Years Location : Bangalore.Verification of SOC RTL (This is a DV Req) : FW-HW co-verification at SOC level, good understanding of SOC boot flow, integration level verification ...Show moreLast updated: 30+ days ago

Promoted

Sr RTL Design Engineer

ACL DigitalIndia

Job Location : Bangalore Notice Period : 15 days to 30 Days Minimum : 5+ Years.Experience in Low power RTL design, microarchitecture, synthesis, timing closure, Low power estimation.Should be proficie...Show moreLast updated: 30+ days ago

Promoted

RTL Engineer

CoreEL TechnologiesIndia

Understand customer’s requirements / specifications / tender enquiry.Define DSP, System and Board architecture.Project ownership from concept to delivery. This includes identifying risks, dependencies...Show moreLast updated: 27 days ago

Promoted

FPGA RTL Design Engineer

Centaurus Technologies and Systems Private LimitedIndia

Job Summary We are seeking a talented.VHDL / Verilog for FPGA-based systems.The ideal candidate will be responsible for the full FPGA development lifecycle, from architecture design to verification, ...Show moreLast updated: 30+ days ago

Promoted

Senior RTL engineer

HCLTechIndia

Note : Not accepting applications below 5 years at the moment Senior RTL Design Engineer (5+ years’ experience) Company : HCL Tech Location : Bangalore / Chennai / Hyderabad / Kochi / Noida Notice - 0-90 days...Show moreLast updated: 30+ days ago

Promoted
New!

3 Days Left! RTL Design Engineer-CXL

Tata Consultancy ServicesIndia

Strong RTL designer with IP design experience 2.Interconnect Generation for a given configuration 4.Show moreLast updated: 3 hours ago