RTL - FPGA Design engineer

RTL -FPGA Engineers

Experience : 2-3 years

Location : Hyderabad

Experience on Vivado flow or FPGA architecture

has decent Vivado flow experience.

Interested,please drop your updated resume to janagaradha.n@acligital.com