Principal Engineer, RTL Design

About Marvell

Marvell's semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud and AI, automotive, and carrier architectures, our innovative technology is enabling new possibilities.

At Marvell, you can affect the arc of individual lives, lift the trajectory of entire industries, and fuel the transformative potential of tomorrow. For those looking to make their mark on purposeful and enduring innovation, above and beyond fleeting trends, Marvell is a place to thrive, learn, and lead.

Your Team, Your Impact

As a Digital IC Design Principal Engineer with Marvell, you'll be a member of the NSX Switch business group.

This team hires some of the biggest problem solvers in Silicon and has a huge impact on the work done at Marvell.

What You Can Expect

• As a Principal Design Engineer, you will lead micro-architecture and RTL development and HW / SW co-design efforts working across multi-functional teams, in developing state-of-the-art designs for the upcoming networking chips.
• Additional responsibilities will include, but not be limited to :
• Responsible for micro-architecture design and development of some of the critical IPs involved in networking chips.
• Working with Architects and Verification engineers to deliver and develop complex, high-performance and timing-critical designs through all aspects of the SoC front-end design flow (incl. timing closure and power optimization)

What We're Looking For

Additional Compensation and Benefit Elements

With competitive compensation and great benefits, you will enjoy our workstyle within an environment of shared collaboration, transparency, and inclusivity. We're dedicated to giving our people the tools and resources they need to succeed in doing work that matters, and to grow and develop with us. For additional information on what it's like to work at Marvell, visit our page.

All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, national origin, sexual orientation, gender identity, disability or protected veteran status.

#LI-RS1

Skills Required

Python, spyglass, Vhdl, Verilog, Perl