DFT Engineers (Lead & Mid-Level)
Cyient SemiconductorsDelhi, India5 days ago
Job descriptionLead / execute DFT architecture, planning, implementation, and verification for complex SoCs and ASICs. Perform Scan Insertion, Compression, ATPG, MBIST, and Boundary Scan (JTAG, IEEE 1149.x). Implement and validate DFT features using Synopsys, Cadence, Mentor Graphics, or equivalent tool suites. Own DFT simulation, test vector generation, and fault coverage analysis. Ensure robust silicon tape-outs with high test coverage at advanced nodes (14nm and below). Collaborate on SoC-level integration, synthesis, and STA. Automate DFT flows using Tcl, Perl, or Python to improve efficiency and reliability. Mentor junior engineers, conduct technical reviews, and manage project deliverables (Lead level). Interface with internal teams for technical alignment and support. Experience : 4–10 years in DFT for complex SoC / ASIC environments Hands-on with Synopsys DFTMax / TetraMax or Cadence tools Quick joiners preferred; ability to close interviews and join immediately Strong scripting skills in Tcl, Perl, or Python Experience : 10+ years in DFT, with hands-on ownership of full-chip DFT flows Expertise in Synopsys DFTMax or TetraMax Strong leadership, mentoring, and project management capabilities Strong understanding of Scan / Compression & ATPG, MBIST / BIST, Boundary Scan / JTAG (IEEE 1149.x) Experience with DFT bring-up and production test on silicon Excellent communication skills and proven ability to work with cross-functional teams Work on state-of-the-art SoCs and advanced process nodes Collaborate with high-performing, innovative engineering teams Take ownership of critical DFT initiatives and silicon success Opportunity to mentor and grow your career in a cutting-edge technology environment
Lead & Mid-Level DFT Engineers – Multiple Openings
Positions :
- Mid-Level : 4–10 years experience
- Lead : 10+ years experience
About the Role :
Are you ready to drive the development of Design-for-Test (DFT) strategies for advanced SoCs? We are looking for Lead and Mid-Level DFT Engineers to contribute to and shape DFT methodologies from concept to silicon, working on cutting-edge process nodes (14nm and below).
You’ll collaborate closely with cross-functional design teams, leverage the latest EDA tools, and play a pivotal role in ensuring testability, yield, and quality for high-performance silicon products.
If you are passionate about solving complex challenges, mentoring teams, and leading innovative testing solutions, this is the role for you.
Key Responsibilities :
Required Skills & Qualifications :
Mid-Level DFT Engineer :
Lead DFT Engineer :
General Skills (Both Levels) :
Why Join Us :
Interested or know someone great?
Send your resume to ranjith.allam@cyient.com or reach out via Call / WhatsApp at +91 9966034636.
Create a job alert for this search
Dft Engineer • Delhi, India
Related jobs
)
)
- Promoted
DFT Engineer
USTDelhi, India The DFT Engineer will focus on developing and implementing Design for Test strategies and techniques to test the complex IoT products which has WIFI & Blue tooth combo devices.He will work closely ...Show moreLast updated: 16 days ago
- Promoted
DFT Engineer
HARMAN IndiaDelhi, India I hope you are doing well! My name is Uma from the TA team at Harman, and I’m reaching out to you today to briefly introduce myself as well as personally extend this invitation to you on behalf of ...Show moreLast updated: 16 days ago
- Promoted
DFT Engineer
ScaleFluxDelhi, India Location : Bangalore, Karnataka, India.Company and Candidature Brief : .At ScaleFlux, we are a family unit powered by diversity, inclusion, transparency, respect,.
Our business growth depends on.By for...Show moreLast updated: 15 days ago
- Promoted
Senior DFT Engineer
ACL DigitalDelhi, India Desired Skills and Experience –.SCAN / ATPG, MBIST, Boundary Scan.DFT logic integration and verification.Experience in debugging low coverage and DRC fixes.
Gate Level ATPG simulation with and without...Show moreLast updated: 22 days ago
- Promoted
DFT Engineer
ACL DigitalDelhi, India We are looking for a skilled DFT Engineer with 3–5 years of experience in ASIC design and verification with a strong focus on Design-for-Test methodologies.
You will be responsible for implementing ...Show moreLast updated: 22 days ago
- Promoted
DFT Lead Engineer
7Rays SemiconductorsDelhi, India The candidate is expected to have clear understanding of IJTAG, P1500 protocols and should have hands on experience of at least one of these.
The candidate is expected to have clear understanding of...Show moreLast updated: 22 days ago
- Promoted
DFT Engineer - Sr. / Lead
ACL DigitalDelhi, India Job Description Scan insertion.Gate level simulations ( Zero delay / Timing Delay simulations).Worked on JTAG / P1500 protocols.
Timing / Formal verification / PD flow knowledge is plus.Show moreLast updated: 22 days ago
- Promoted
DFT Lead Engineer
ACL DigitalDelhi, India Desired Skills and Experience –.SCAN / ATPG, MBIST, Boundary Scan.DFT logic integration and verification.Experience in debugging low coverage and DRC fixes.
Gate Level ATPG simulation with and without...Show moreLast updated: 22 days ago
- Promoted
DFT Verfication Engineer
ACL DigitalDelhi, India Requirements : 3 to 6 year experience in DFT feature verification (such as JTAG, MBIST, SCAN, fuse, IO-PHY loopback testing) Strong background in Verilog, SystemVerilog (SV), SVA, UVM verification m...Show moreLast updated: 22 days ago
- Promoted
Lead DFT Engineer
ACL DigitalGhaziabad, IN Semiconductors / ASIC / SoC Design.DFT architecture, planning, and implementation across complex SoC / ASIC designs.As a technical leader, you will mentor junior engineers, collaborate with cross-fun...Show moreLast updated: 30+ days ago
- Promoted
DFT Engineer
Modernize Chip Solutions (MCS)Delhi, India We are having opportunities for DFT Engineers.Hands on experience in Tessent DFT RTL insertion, DRC checks and debug is a must.
Hands on experience on Scan Insertion, ATPG, GLS debug, MBIST pattern ...Show moreLast updated: 16 days ago
- Promoted
Senior DFT Engineer
Eximietas DesignDelhi, India Position : Senior DFT Engineers / Leads / Architects.Location : Bengaluru or Visakhapatnam or San Jose, Bay Area, & Austin, USA.
Anyone with a Valid H1B or Already in US.We are looking for SoC / ASIC Digita...Show moreLast updated: 22 days ago
- Promoted
Design For Testing Engineer (DFT)
Mirafra TechnologiesDelhi, India We’re Hiring – DFT Engineers | Bangalore / Noida.Join Mirafra Technologies, a leader in VLSI Design and Semiconductor Solutions, and take your DFT career to the next level!.Notice Period : Immediate...Show moreLast updated: 16 days ago
- Promoted
Senior DFT Engineer
L&T Technology ServicesDelhi, India L&T Technology is hiring for Senior DFT Engineers / Lead DFT Engineer with 8-15 Years of experience.Skills Expertise should be : ATPG, SOC, ASIC DFT.Show moreLast updated: 22 days ago
- Promoted
Lead DFT Engineer
eInfochips (An Arrow Company)Delhi, India We are hiring for DFT Engineers.Location- Bangalore, Ahmedabad, Hyderabad, Noida.Detailed Description of the Job Profile.
Incumbent will be responsible for Scan insertion and validation, BIST, MBIST...Show moreLast updated: 16 days ago
- Promoted
DFT Engineer
CanvendorDelhi, India Hiring : DFT Engineer (3+ Years Experience) |Bangalore| Immediate Joiners Preferred.Notice period : Immediate to 30days.Mandatory : DFT, ATPG, Scan Insertion, EDA Tools.
DFT Fundamentals including JTAG...Show moreLast updated: 16 days ago
- Promoted
DFT Engineers 5+years
ACL DigitalDelhi, India DFT feature verification (such as JTAG, MBIST, SCAN, fuse, IO-PHY loopback testing) • Strong background in Verilog, SystemVerilog (SV), SVA, UVM verification methodologies and C++ • Strong debug sk...Show moreLast updated: 22 days ago
- Promoted
Senior DFT Engineer
USTDelhi, India Responsibilities Develop and implement Design for Test (DFT) methodologies for IoT products.Collaborate with design and backend teams to integrate DFT features.
Create and validate test plans to ens...Show moreLast updated: 13 days ago