Responsible for Memory Compiler layout development and verification.
Responsible for Layout design and development of Memory blocks such as Array, Row / Column decoder, sense amplifier, pre-charge, Control blocks for SRAM.
Perform layout verification like LVS / DRC / Latchup, quality check and documentation.
Responsible for on-time delivery of block-level layouts with acceptable quality.
Demonstrate leadership Skill in planning, area / time estimation, scheduling, delegation and execution to meet project schedule / milestones in multiple project environment.
Guide junior team-members in their execution of Sub block-level layouts & review their work.
Contribute to effective project-management.
Effectively communicate with engineering teams in the India & Korea teams to assure the success of the layout project.
Qualification / Requirements :
Should be well familiar with various levels of memory layouts from custom memory bits, leaf cells, control blocks, Read-Write, Sense Amplifiers, decoders.
Should have expertise in floor planning, power planning, block area estimation of memory designs or compliers.
Should be able to perform leaf cell layout development and physical verification.
Should have adequate knowledge of schematics, interface with circuit designer and CAD and process development team.
Good understanding of layout fundamentals i.e. Electro-migration, Latch-up, coupling, crosstalk, IR-drop, parasitic analysis, matching, shielding, etc.
Understanding layout effects on the circuit such as speed, capacitance, power and area etc.,
Excellent in problem-solving skills in solving area, power, performance and physical verification of custom layout.
Experience with Cadence tools including Virtuoso schematic editor Virtuoso layout L, XL & Verification tools like Mentor Calibre- Proficient in Device Matching, Parasitic Analysis, Electron Migration, and Isolation Techniques.
Should have leadership qualities and able to do multi-tasking as required.
Should be able to work in a team environment and able to guide and provide technical support to the fellow team members.
Self-motivated, hardworking, goal-oriented and excellent verbal and written communication skills.
Knowledge of Skill coding and layout automation is a plus.
Create a job alert for this search
Memory Layout Engineer • India
Related jobs
Promoted
Memory Layout Engineers-Bangalore
Central Business Solutions Inc.India
We are looking for a Memory Layout Engineer for one of our clients.We are seeking experienced Memory Layout Engineers with hands-on expertise in 3nm or below process nodes.The ideal candidate shoul...Show moreLast updated: 12 days ago
Promoted
Memory Layout Engineer
ACL DigitalIndia
Role and Responsibilities : Responsible for Memory Compiler layout development and verification.Responsible for Layout design and development of Memory blocks such as Array, Row / Column decoder, sen...Show moreLast updated: 30+ days ago
Promoted
New!
[27 / 10 / 2025] Lead Memory Design Engineer
ACL DigitalIndia
As Memory Design Engineer, we will work on developing memory compilers and memory Fast Cache instances for our next generation Cores achieving outstanding PPA.
Understanding of computer architecture...Show moreLast updated: 1 hour ago
Memory Layout Design : Create and optimize physical layouts for memory components (e.SRAM, DRAM, ROM) using advanced EDA tools like Synopsys Custom Compiler or other industry-standard tools.Ensure t...Show moreLast updated: 23 days ago
Promoted
Analog Layout Engineer [15h Left]
ACL DigitalIndia
Title : Analog Layout Engineer.Design and development of full custom analog / mixed-signal layout at block and top level.
Strong expertise in analog layout techniques for circuits such as ADC, DAC, PL...Show moreLast updated: 1 day ago
Promoted
Memory Design Engineer
ACL DigitalIndia
The ideal candidate will be responsible for executing and leading the full design process from ideation to production.During the creation process, you will ensure that our designs meeting all neces...Show moreLast updated: 30+ days ago
Promoted
Analog Layout Engineer
Modernize Chip Solutions (MCS)India
We are looking for Analog Layout Engineers for Hyd Location.Skills : Analog Layout with Lower Nodes Exp : 3-7yrs Loc : Hyd Np : Immediate to 15 days.
Role : Analog layout Engineer Skill : Analog layout En...Show moreLast updated: 30+ days ago
Promoted
Senior Analog Layout Engineer
ACL DigitalIndia
An experienced Analog Layout design engineer should be innovative, collaborative, meticulous, and curious.KEY RESPONSIBILITIES : Layout of basic digital and analog building blocks using analog trans...Show moreLast updated: 30+ days ago
Promoted
Analog Layout Engineers (Only 24h Left)
ACL DigitalIndia
Title : Analog Layout Engineer.Design and development of full custom analog / mixed-signal layout at block and top level.
Strong expertise in analog layout techniques for circuits such as ADC, DAC, PL...Show moreLast updated: 30+ days ago
Promoted
Memory Layout Engineer (2+years)
ACL DigitalIndia
Create and optimize physical layouts for memory components (e.SRAM, DRAM, ROM) using advanced EDA tools like Synopsys Custom Compiler or other industry-standard tools.
Ensure that the memory design ...Show moreLast updated: 30+ days ago
Promoted
High Salary! Memory Design Engineers
ACL DigitalIndia
Job Title : Memory Design Engineer.Industry : Semiconductors / VLSI / Memory IP.We are seeking a skilled Memory Design Engineer to join our advanced memory IP development team.The candidate will be r...Show moreLast updated: 30+ days ago
Promoted
New!
▷ (3 Days Left) Senior Analog Layout Engineer
ACL DigitalIndia
An experienced Analog Layout design engineer should be innovative, collaborative, meticulous, and curious.Layout of basic digital and analog building blocks using analog transistor level components...Show moreLast updated: 1 hour ago
Promoted
Lead Memory Design Engineer
ACL DigitalIndia
As Memory Design Engineer, we will work on developing memory compilers and memory Fast Cache instances for our next generation Cores achieving outstanding PPA.
Understanding of computer architecture...Show moreLast updated: 30+ days ago
Promoted
Lead Memory Design Engineer (15h Left)
ACL DigitalIndia
Job Title : Lead Memory Design Engineer.Industry : Semiconductors / VLSI / Memory IP / SoC.We are looking for an experienced and highly motivated Lead Memory Design Engineer to drive the architecture...Show moreLast updated: 30+ days ago
Promoted
New!
▷ Only 24h Left : Analog Layout Engineer
Modernize Chip Solutions (MCS)India
We are looking for Analog Layout Engineers for Hyd Location.Skills : Analog Layout with Lower Nodes.Skill : Analog layout Engineer who worked on Higher nodes.
If Interested, please share your profile ...Show moreLast updated: 1 hour ago
Promoted
Senior Engineer
TessolveIndia
Job Title : Analog Layout Engineer Location : Bangalore Department : .ASIC / SoC Design / Physical Design Experience : .Key Responsibilities : Perform detailed transistor-level analog and mixed-signal layou...Show moreLast updated: 12 days ago
Promoted
▷ Urgent! Memory Design Engineer
ACL DigitalIndia
The ideal candidate will be responsible for executing and leading the full design process from ideation to production.During the creation process, you will ensure that our designs meeting all neces...Show moreLast updated: 30+ days ago
Promoted
Analog Layout Engineer
ACL DigitalIndia
Title : Analog Layout Engineer Exp Level : 3+ yrs Location : Bangalore.Job Description : Design and development of full custom analog / mixed-signal layout at block and top level.Strong expertise in anal...Show moreLast updated: 30+ days ago
Promoted
Memory Design Engineers
ACL DigitalIndia
Semiconductors / VLSI / Memory IP Job Summary : We are seeking a skilled.The candidate will be responsible for architecting, designing, and validating high-performance and low-power memory blocks (e...Show moreLast updated: 30+ days ago
Promoted
Analog Layout Engineers [Only 24h Left]
ACL DigitalIndia
Job Title : Analog Layout Engineer.Job Description : We are seeking a skilled and motivated Analog Layout Engineer to join our team.
The ideal candidate will independently handle block-level and chip-...Show moreLast updated: 30+ days ago