Senior DV Engineers (UVM / Verliog) [20 / 10 / 2025]

LTTS is looking for DV engineers with 7+ years of experience for lead role...detailed JD is below mentioned.

8 / 10+ of hands-on experience in StemVerilog / UVM methodology and / or C / C++ based verification

8 / 10+ experience in IP / sub-stem and / or SoC level verification based on StemVerilog UVM / OVM based methodologies

Experience in development of UVM based verification environments from scratch

Experience in architecting and implementing Design Verification infrastructure and executing the full verification cycle

Experience with verification of ARM / RISC-V based CPU sub-stems or SoCs

Experience with IP or integration verification along with expertise of protocols like AMBA, PCIe, DDR, USB, Ethernet

Experience in E tools and scripting (Python, TCL, Perl, Shell) used to build tools and flows for verification environments

Experience with revision control stems like Mercurial(Hg), Git or SVN