Strong Debug, UVM, System VerilogUnderstanding Specs and Standards and developing relevant test plansMonitors, scoreboards, sequencers and sequences, that utilize scripts, System Verilog, UVM, and methodologies to increase the rate with which bugs are found and resolvedCandidates should be comfortable checking our builds, navigating big test benches, analyzing coverage, and adding or enabling extra debug, Must be willing to dig into fail and understand what is happeningPreferred Qualifications 3+ Year of industry experiences in the following areas : -Thorough understanding of Digital design conceptsThorough understanding dv methodologies and toolsGood understanding of PCIe and CXL protocols is an added advantageUnderstanding of Bus protocols like AHB / AXI / ACE / ACE-Lite / CHIComments For Suppliers
Skills : design verification,universal verification methodology (uvm),system verilog
Skills Required
Ace, Uvm, Axi, BUS Protocols, Pcie, AHB, System Verilog