Talent.com
No longer accepting applications
▷ [15h Left] Senior / Lead STA engineer

▷ [15h Left] Senior / Lead STA engineer

ACL DigitalBengaluru, Karnataka, India
12 hours ago
Job description

We’re Hiring : STA Engineer | 5–15 Years Experience | Bangalore

Company : ACL Digital Company

Location : Bangalore

Experience : 5 to 15 Years

Job Type : Full-Time

ACL Digital is looking for Senior Static Timing Analysis (STA) Engineers with solid experience in timing closure of advanced SoC designs.

If you’re an STA expert who thrives in fast-paced, technically challenging environments, we want to hear from you!

Responsibilities :

  • Own and drive timing closure for complex SoC and ASIC designs across multiple technology nodes
  • Perform full-chip and block-level timing analysis using industry-standard tools (Primetime, Tempus, etc.)
  • Collaborate with RTL, synthesis, physical design, and verification teams to resolve timing violations
  • Develop and maintain timing constraints (SDC), run STA checks (setup, hold, DRV, SI), and support ECO timing closure
  • Contribute to methodology improvements and timing signoff strategies
  • Report timing status, risks, and closure plans to technical leads and project stakeholders

Required Skills & Experience :

  • 5–15 years of solid hands-on experience in STA and timing closure
  • Strong expertise in timing concepts, constraints development, and signoff methodology
  • Proficient in tools like Synopsys Primetime, Cadence Tempus
  • Solid understanding of clock tree design, DFT, multi-mode multi-corner (MMMC) analysis
  • Good scripting skills (TCL / Perl / Python) to automate and debug flows
  • Experience with advanced nodes (7nm / 5nm / FinFET) is a plus
  • Strong analytical, problem-solving, and communication skills
  • Why Join Wafer Space?

  • Be part of a high-growth, innovation-driven semiconductor company
  • Work on state-of-the-art technologies with leading global clients
  • Collaborative and empowering work culture
  • Competitive compensation and flexible work options
  • Opportunity to grow your career in a technically challenging environment
  • Interested?

    Send your resume to vaishnavi.suvarna@acldigital.com

    Create a job alert for this search

    15H Left Engineer • Bengaluru, Karnataka, India

    Related jobs
    • Promoted
    Staff E-TAC Engineer

    Staff E-TAC Engineer

    Palo Alto NetworksBengaluru, Karnataka, India
    At Palo Alto Networks® everything starts and ends with our mission : .Being the cybersecurity partner of choice, protecting our digital way of life. Our vision is a world where each day is safer and m...Show moreLast updated: 30+ days ago
    • Promoted
    STA Engineer

    STA Engineer

    Sintegra Inc.Bengaluru, Karnataka, India
    We are seeking a skilled STA Engineer with a strong background in Test and DFT architectures.The ideal candidate will have hands-on experience evaluating and writing high-quality timing constraints...Show moreLast updated: 26 days ago
    • Promoted
    Sr / Lead Engineer

    Sr / Lead Engineer

    ConfidentialBengaluru / Bangalore
    Contribute to engineering design assignments in a team environment on large-scale project teams.Candidate should have minimum 5 years working experience on wastewater modelling for ANZ and UK & I r...Show moreLast updated: 30+ days ago
    • Promoted
    ▷ 3 Days Left! STA Engineer

    ▷ 3 Days Left! STA Engineer

    Mirafra TechnologiesBengaluru, Karnataka, India
    Job Description : - STA setup, convergence, reviews and signoff for multi-mode, multi-voltage domain designs.Timing analysis, validation and debug across multiple PVT conditions using PT / Tempus.Run...Show moreLast updated: 3 days ago
    • Promoted
    STA Lead

    STA Lead

    ACL DigitalBengaluru, Karnataka, India
    Well versed with the timing closure (STA), timing closure methodologies.Pre / Post-layout constraint development to timing closure. Handshake with the design team and develop functional / DFT constraint...Show moreLast updated: 30+ days ago
    • Promoted
    STA & Synthesis Engineer

    STA & Synthesis Engineer

    ACL DigitalBengaluru, Karnataka, India
    Looking for STA & Synthesis Engineer.Notice Period- Prefer Immediate joiner or less notice period.Netlist and constraint sign in checks and validation. Responsible to complete synthesis till final-o...Show moreLast updated: 5 days ago
    • Promoted
    STA Engineer

    STA Engineer

    ACL DigitalBengaluru, India
    Location : Banglaore / Hyderabad.Industry : Semiconductors / VLSI / ASIC Design.We are looking for a skilled and motivated STA Engineer to join our backend implementation team.The engineer will be ...Show moreLast updated: 30+ days ago
    • Promoted
    STA Engineers

    STA Engineers

    LeadSoc Technologies Pvt LtdBengaluru, India
    Static Timing Analysis (STA) Engineer.Job Summary The Static Timing Analysis (STA) Engineer will own the timing sign-off and closure for complex integrated circuits (ICs) and / or System-on-Chips (So...Show moreLast updated: 29 days ago
    • Promoted
    STA CAD Engineer

    STA CAD Engineer

    ACL DigitalBengaluru, India
    We are looking for STA CAD Engineers.Experience Level : 4+ years of STA CAD.Job Description : STA CAD Engineer.Location : Hyderabad and Bangalore. Bachelor's degree in Electrical or Computer Engineering...Show moreLast updated: 15 days ago
    • Promoted
    STA Engineer

    STA Engineer

    Mirafra TechnologiesBengaluru, Karnataka, India
    STA setup, convergence, reviews and signoff for multi-mode, multi-voltage domain designs.Timing analysis, validation and debug across multiple PVT conditions using PT / Tempus.Run Primetime and / or Te...Show moreLast updated: 15 days ago
    • Promoted
    STA Engineer

    STA Engineer

    ConfidentialBengaluru / Bangalore
    Define the architecture of Memory PHY IPs, its major blocks.Responsible to develop the architecture and create specification for clocking, ASIC interface, pin-outs, bump-outs, floor plans, function...Show moreLast updated: 30+ days ago
    • Promoted
    • New!
    ▷ 15h Left! STA & Synthesis Engineer

    ▷ 15h Left! STA & Synthesis Engineer

    ACL DigitalBengaluru, Karnataka, India
    Looking for STA & Synthesis Engineer.Notice Period- Prefer Immediate joiner or less notice period.Netlist and constraint sign in checks and validation. Responsible to complete synthesis till final-o...Show moreLast updated: 8 hours ago
    • Promoted
    ▷ High Salary : STA Lead

    ▷ High Salary : STA Lead

    ACL DigitalBengaluru, Karnataka, India
    Technical Skills : - Well versed with the timing closure (STA), timing closure methodologies.Pre / Post-layout constraint development to timing closure. Handshake with the design team and develop func...Show moreLast updated: 30+ days ago
    • Promoted
    Senior / Lead STA engineer

    Senior / Lead STA engineer

    ACL DigitalBengaluru, Karnataka, India
    We’re Hiring : STA Engineer | 5–15 Years Experience | Bangalore.Senior Static Timing Analysis (STA) Engineers.If you’re an STA expert who thrives in fast-paced, technically challenging environments,...Show moreLast updated: 30+ days ago
    • Promoted
    STA Engineer

    STA Engineer

    MediaTekBengaluru, Karnataka, India
    STA Engineer KEY RESPONSIBILITIES : Responsible for Multi Voltage domain STA environment setup, execution and timing closure of GPU Drive the pre-route timing checks and QoR clean up to eliminate S...Show moreLast updated: 30+ days ago
    • Promoted
    Senior STA Engineer

    Senior STA Engineer

    ConfidentialBengaluru / Bangalore
    We are looking for an adaptive, self-motivative design verification engineer to join our growing team.As a key contributor , you will be part of a leading team to drive and improve AMDs abilities t...Show moreLast updated: 30+ days ago
    • Promoted
    15h Left! Lead STA & Synthesis Design Engineer

    15h Left! Lead STA & Synthesis Design Engineer

    Cadence System Design and AnalysisBengaluru, Karnataka, India
    BE / Btech EXp- 5- 12 Yrs Work on challenging DDR PHY IP & Testchip Physical Design from Netlist-to-GDS in tech nodes below 7nm. Take ownership of one or more physical design blocks includes all of...Show moreLast updated: 30+ days ago
    • Promoted
    Lead STA & Synthesis Design Engineer

    Lead STA & Synthesis Design Engineer

    Cadence System Design and AnalysisBengaluru, Karnataka, India
    Work on challenging DDR PHY IP & Testchip Physical Design from Netlist-to-GDS in tech nodes below 7nm.Take ownership of one or more physical design blocks includes all of, floorplan, CTS, PNR, QRC,...Show moreLast updated: 30+ days ago