Responsible for Memory Compiler layout development and verification.
Responsible for Layout design and development of Memory blocks such as Array, Row / Column decoder, sense amplifier, pre-charge, Control blocks for SRAM.
Perform layout verification like LVS / DRC / Latchup, quality check and documentation.
Responsible for on-time delivery of block-level layouts with acceptable quality.
Demonstrate leadership Skill in planning, area / time estimation, scheduling, delegation and execution to meet project schedule / milestones in multiple project environment.
Guide junior team-members in their execution of Sub block-level layouts & review their work.
Contribute to effective project-management.
Effectively communicate with engineering teams in the India & Korea teams to assure the success of the layout project.
Qualification / Requirements :
Should be well familiar with various levels of memory layouts from custom memory bits, leaf cells, control blocks, Read-Write, Sense Amplifiers, decoders.
Should have expertise in floor planning, power planning, block area estimation of memory designs or compliers.
Should be able to perform leaf cell layout development and physical verification.
Should have adequate knowledge of schematics, interface with circuit designer and CAD and process development team.
Good understanding of layout fundamentals i.e. Electro-migration, Latch-up, coupling, crosstalk, IR-drop, parasitic analysis, matching, shielding, etc.
Understanding layout effects on the circuit such as speed, capacitance, power and area etc.,
Excellent in problem-solving skills in solving area, power, performance and physical verification of custom layout.
Experience with Cadence tools including Virtuoso schematic editor Virtuoso layout L, XL & Verification tools like Mentor Calibre- Proficient in Device Matching, Parasitic Analysis, Electron Migration, and Isolation Techniques.
Should have leadership qualities and able to do multi-tasking as required.
Should be able to work in a team environment and able to guide and provide technical support to the fellow team members.
Self-motivated, hardworking, goal-oriented and excellent verbal and written communication skills.
Knowledge of Skill coding and layout automation is a plus.
Create a job alert for this search
Memory Layout Engineer • India
Related jobs
Promoted
VLSI Layout Lead
Sevya MultimediaIndia
Analog Layout Design Lead with 7+ years of relevant work experience.You will be doing Analog Layout in advanced process technologies, serving global Semiconductor product MNC clients.Inducted in th...Show moreLast updated: 30+ days ago
Promoted
IO Layout Engineer
ACL DigitalIndia
Industry : Semiconductors / ASIC / VLSI / IO & ESD Design.We are looking for a highly motivated and experienced IO Layout Engineer to join our custom layout team.
The candidate will be responsible fo...Show moreLast updated: 30+ days ago
Promoted
Memory Layout Engineer
Exiger TechnologiesIndia
Experience Level 3 to 8 Years ( Mid-Level Role).Responsibilities : As Memory Layout Engineer, we will work on developing memory compilers layouts and memory Fast Cache instances layouts for our next...Show moreLast updated: 30+ days ago
Promoted
Memory Layout Engineer
ACL DigitalIndia
Role and Responsibilities : Responsible for Memory Compiler layout development and verification.Responsible for Layout design and development of Memory blocks such as Array, Row / Column decoder, sen...Show moreLast updated: 30+ days ago
Promoted
Analog Layout Engineer
Eteros TechnologiesIndia
Analog Layout Engineer (3-7 Yrs Exp) Summary This position is for an Analog Layout Engineer role who should have the below required knowledge and skills - Should have very good understanding of sem...Show moreLast updated: 29 days ago
Promoted
VLSI Layout Design Engineer
Sevya MultimediaIndia
Analog Layout Design Engineer with 3+ years of relevant work experience.You will be doing Analog Layout in advanced process technologies, serving global Semiconductor product MNC clients.What you g...Show moreLast updated: 30+ days ago
Promoted
Analog Layout Engineers
ACL DigitalIndia
Title : Analog Layout Engineer Exp Level : 3+ yrs Location : Bangalore.Job Description : Design and development of full custom analog / mixed-signal layout at block and top level.Strong expertise in anal...Show moreLast updated: 30+ days ago
Promoted
AMS Layout
ACL DigitalIndia
ACL Digital is looking for an Experienced Layout Engineer.Minumum 4+ years of Experience for Bangalore Location.Good to have ESD Blocks Must have Lower nodes from TSMC AMS / IO Memory - Layout.Intere...Show moreLast updated: 30+ days ago
Promoted
eNVM Bitcell Layout Design Engineer / Lead
Tata ElectronicsIndia
Tata Electronics Private Limited (TEPL) is a greenfield venture of the Tata Group with expertise in manufacturing precision components.
Tata Electronics (a wholly owned subsidiary of Tata Sons Pvt.I...Show moreLast updated: 30+ days ago
Promoted
Senior Analog Layout Engineer
ACL DigitalIndia
An experienced Analog Layout design engineer should be innovative, collaborative, meticulous, and curious.KEY RESPONSIBILITIES : Layout of basic digital and analog building blocks using analog trans...Show moreLast updated: 30+ days ago
Promoted
New!
▷ Immediate Start! Analog Layout Engineer
Eteros TechnologiesIndia
Analog Layout Engineer (3-7 Yrs Exp).This position is for an Analog Layout Engineer role who should have the below required knowledge and skills -.
Should have very good understanding of semiconduct...Show moreLast updated: 1 hour ago
Promoted
Senior Memory Design Lead Engineer
ACL DigitalIndia
Position : Senior Memory Design Lead Engineer.As Memory Design Engineer, we will work on developing memory compilers and memory Fast Cache instances for our next generation Cores achieving outstandi...Show moreLast updated: 30+ days ago
Promoted
Memory Layout Engineer (2+years)
ACL DigitalIndia
Create and optimize physical layouts for memory components (e.SRAM, DRAM, ROM) using advanced EDA tools like Synopsys Custom Compiler or other industry-standard tools.
Ensure that the memory design ...Show moreLast updated: 30+ days ago
Promoted
Lead Memory Design Engineer
ACL DigitalIndia
As Memory Design Engineer, we will work on developing memory compilers and memory Fast Cache instances for our next generation Cores achieving outstanding PPA.
Understanding of computer architecture...Show moreLast updated: 30+ days ago
Promoted
Urgent Search : Memory Layout Engineer
ACL DigitalIndia
Experience : 3 to 8 years - Location : Hyderabad / Noida.Responsible for Memory Compiler layout development and verification.
Responsible for Layout design and development of Memory blocks such as Arr...Show moreLast updated: 21 days ago
Promoted
Analog Layout Engineer
ACL DigitalIndia
Title : Analog Layout Engineer Exp Level : 3+ yrs Location : Bangalore.Job Description : Design and development of full custom analog / mixed-signal layout at block and top level.Strong expertise in anal...Show moreLast updated: 30+ days ago
Promoted
Memory Layout Engineer
Capgemini EngineeringIndia
Job Description : 3-8 years of experience in Memory / Custom Layout design.Location : Bangalore Memory Leafcell layout library design from scratch including top level integration.Good knowledge on diff...Show moreLast updated: 27 days ago
Promoted
Memory Design Engineers
ACL DigitalIndia
Memory Design Engineer Experience Required : .Semiconductors / VLSI / Memory IP Job Summary : We are seeking a skilled.The candidate will be responsible for architecting, designing, and validating hig...Show moreLast updated: 30+ days ago
Promoted
New!
▷ [Urgent] Memory Design Engineers
ACL DigitalIndia
Job Title : Memory Design Engineer.Industry : Semiconductors / VLSI / Memory IP.We are seeking a skilled Memory Design Engineer to join our advanced memory IP development team.The candidate will be r...Show moreLast updated: 1 hour ago
Promoted
New!
▷ Apply in 3 Minutes! Memory Layout Engineer
Exiger TechnologiesIndia
Experience Level 3 to 8 Years ( Mid-Level Role).As Memory Layout Engineer, we will work on developing memory compilers layouts and memory Fast Cache instances layouts for our next generation Cores ...Show moreLast updated: 1 hour ago