Requirement : -
Reports to : Manager / Senior Manager - FPGA
Experience : 3-10 Years
Roles and Responsibilities :
- You will be engaged in end-to-end system development involving complex modules - related to carrier-grade optical transmission / Ethernet switch / aggregation / wireless product development.
- You will work very closely with Product-Line Management team, Product Verification team to understand the customer requirement to incorporate innovativeness and value-additions to product development.
- You will refer standards, plan and execute the module level design and verification.
- You will also work closely with HW & SW architects to understand and influence the module level design / architecture and implement the design changes in Verilog or SV.
- You will validate the design and work closely with other teams / members still the product verification cycle.
Skills :
Strong digital design conceptsRTL front end design experience in Verilog and / or VHDL and / or SV is mustGood understanding of FPGA architecture of leading vendors is mustExperience in micro-architecture design / development is mustExperience in Static timing analysis, timing constrains, clock-domain crossing is mustHands-on experience with EDA tools on timing closure is mustExperience in verification / simulation tools is mustExperience in either OTN (ITU-T G.709) or Ethernet (802.3) or SONET / SDH is mustKnowledge of scripting languages Perl, Python, TCL is preferredKnowledge of version control systems like svn / cvs is preferredExperience with FPGA test automation / regression is preferredFamiliarity with encryption / authentication algorithms or protocols is preferredGood documentation and communication skillsEvaluate and make decisions around the use of new or existing technologies and toolsAbility to guide / mentor junior members of team