Lead RTL Design integration Engineer

WHAT YOU DO AT AMD CHANGES EVERYTHING We care deeply about transforming lives with AMD technology to enrich our industry, our communities, and the world. Our mission is to build great products that accelerate next-generation computing experiences – the building blocks for the data center, artificial intelligence, PCs, gaming and embedded. Underpinning our mission is the AMD culture. We push the limits of innovation to solve the world’s most important challenges. We strive for execution excellence while being direct, humble, collaborative, and inclusive of diverse perspectives. AMD together we advance_ Drive and lead execution with SOC teams for Design. Drive efficiency on execution of SOC for integration as well as various quality checks like lint, CDC, RDC, Synthesis, CLP, LEC, constraints quality checks. Drive quality and timely delivery to various teams like DV, DFT, Emulation & PD. Work with architecture team on high level arch and uArch definition. Work with IP team for IP requirement, deliverables and negotiations. Drive SOC from concept to productization. Work with customer requirements on product definition, feature, bounding box analysis and drive optimal solution. Work with business and design team on optimal development cost solution considering in die size, power, performance optimization. Work with program management team for SOC planning, schedule, resource demand / supply, critical path analysis, dev cost and execution. Work with SOC (Design, DFT, DV, PD), System and SW team to deliver next generation high performance SOC designs. Work with post-Si team to drive Si bring up and ramp to productization. Drive innovation in methodologies for SOC design. Get technical alignment with experts across geographies. Develop plans and track progress to maintain aggressive development timelines. Has understanding on SOC and IP development milestones and drive execution to meet them. Strong understanding of SOC design methodology & related flows. (Design integration including UPF, Lint, CDC, RDC, CLP, LEC). Also on various handoffs (DV, PD, DFT & Emulation) Leader with strong self-driving ability and winning attitude. Be able to drive technical alignment with experts across geographies to improve design methodologies. Strong interpersonal and stakeholders management skills. Strong problem-solving skills. Strong commitment to own / drive SOC development using well-defined metrics. Work with PM team on execution planning, to track quality metrics, milestone convergence, to assess risk, and ensure plan is on track. Detail-oriented candidate who can work seamlessly with larger SOC design team across geographies on driving the solutions. Technical Leader with strong self-driving ability and winning attitude. Should have excellent communication written, oral and presentation skills, demonstrated through technical publications, presentations, trainings, executive briefings, etc. Driving SOC design execution across from concept to tape-out and productization. Contribute to Bounding box analysis, Design, DFT, Verification, Test-plan, Power Reduction, Timing Convergence & Floorplan, Tape-outs, System engineering and SW deliverables. Running regular execution meetings, scrums, standing meetings and resolving bottlenecks. Project planning, schedule, deliverables, risk / mitigations. Presenting status update to senior executives. Good understanding of sign-off flows like Lint, CDC, RDC, Formal Equivalence, Low Power Checks, timing convergence (both tile-level and FCT), and full chip integration flows. Drive and improvise various design hand-offs to DV, DFT, PD and Emulation teams. Understanding design requirements, timelines and various milestones of a project and tracking project convergence status accordingly covering all aspects of the design cycle. Drive methodology development ideas / forums. Collaborate with CAD and EDA vendors to further strengthen AMD and S3 design methodology. Strong interpersonal skills to work across teams in different geographies. Provide technical direction, guidance, and Support to the engineering team. Experience of successfully leading multiple SOC execution from spec to tape-out and productization. Expertise in SOC integration and implementation - IP Integration, SOC fabrics, Voltage / Clock domain crossings, DFT, Power intent design, RTL Quality checks, Clock, Reset, Fuses, Synthesis, Timing Analysis, Design Partitioning, PPA optimization, PnR, Timing analysis, Floorplan convergence, Physical design implementation and signoff. Experience in ASIC execution, customer engagement, deliverables and execution flow. Work with a team of Architects, Hardware and Software engineers to define the High-Level Architecture. Strong hands-on experience in different SOC design activities, Verification aspects, Test plan review, Debug / triage, bottleneck resolution etc. Strong Problem Solving and Debugging Skills Comfortable with design / implementation tools and flows like VCS, SOC Connectivity, Spyglass Lint / CDC / RDC, VCLP, Synthesis – DC / FC, ICC, and Physical design implementation / signoff tools, STA and constraints analysis tools. Expertise in SOC architecture, System bus and IO protocol understanding (e.g. AXI, PCIe, Memory, uProcessor, etc.) Good understanding of System integration, multi-die methodology, packaging, yield, and system solution. Experience in working with SW team for BIOS, FW, Driver, SW stack, QA and SW release is a plus. Expertise in managing execution team, project planning, IP delivery timelines, deliverables and quality checks, Resource planning, critical path analysis, risks, and mitigation plan. Good understanding of Power, Performance and Area (PPA) optimization techniques. Experience with scripting in Perl / TCL / Shell / Python scripting, and Python, as well as RTL design in Verilog and VHDL. Excellent presentation and inter-communication skills. ~5+ years of strong experience in leading end-to-end SOC design and ASIC execution. BE / B.Tech / ME / MTECH / MS or equivalent ECE / EEE with 12+ yrs. of experience #LI-SR4 Benefits offered are described : AMD benefits at a glance. AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and / or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law. We encourage applications from all qualified candidates and will accommodate applicants’ needs under the respective laws throughout all stages of the recruitment and selection process. Drive and lead execution with SOC teams for Design. Drive efficiency on execution of SOC for integration as well as various quality checks like lint, CDC, RDC, Synthesis, CLP, LEC, constraints quality checks. Drive quality and timely delivery to various teams like DV, DFT, Emulation & PD. Work with architecture team on high level arch and uArch definition. Work with IP team for IP requirement, deliverables and negotiations. Drive SOC from concept to productization. Work with customer requirements on product definition, feature, bounding box analysis and drive optimal solution. Work with business and design team on optimal development cost solution considering in die size, power, performance optimization. Work with program management team for SOC planning, schedule, resource demand / supply, critical path analysis, dev cost and execution. Work with SOC (Design, DFT, DV, PD), System and SW team to deliver next generation high performance SOC designs. Work with post-Si team to drive Si bring up and ramp to productization. Drive innovation in methodologies for SOC design. Get technical alignment with experts across geographies. Develop plans and track progress to maintain aggressive development timelines. Has understanding on SOC and IP development milestones and drive execution to meet them. Strong understanding of SOC design methodology & related flows. (Design integration including UPF, Lint, CDC, RDC, CLP, LEC). Also on various handoffs (DV, PD, DFT & Emulation) Leader with strong self-driving ability and winning attitude. Be able to drive technical alignment with experts across geographies to improve design methodologies. Strong interpersonal and stakeholders management skills. Strong problem-solving skills. Strong commitment to own / drive SOC development using well-defined metrics. Work with PM team on execution planning, to track quality metrics, milestone convergence, to assess risk, and ensure plan is on track. Detail-oriented candidate who can work seamlessly with larger SOC design team across geographies on driving the solutions. Technical Leader with strong self-driving ability and winning attitude. Should have excellent communication written, oral and presentation skills, demonstrated through technical publications, presentations, trainings, executive briefings, etc. Driving SOC design execution across from concept to tape-out and productization. Contribute to Bounding box analysis, Design, DFT, Verification, Test-plan, Power Reduction, Timing Convergence & Floorplan, Tape-outs, System engineering and SW deliverables. Running regular execution meetings, scrums, standing meetings and resolving bottlenecks. Project planning, schedule, deliverables, risk / mitigations. Presenting status update to senior executives. Good understanding of sign-off flows like Lint, CDC, RDC, Formal Equivalence, Low Power Checks, timing convergence (both tile-level and FCT), and full chip integration flows. Drive and improvise various design hand-offs to DV, DFT, PD and Emulation teams. Understanding design requirements, timelines and various milestones of a project and tracking project convergence status accordingly covering all aspects of the design cycle. Drive methodology development ideas / forums. Collaborate with CAD and EDA vendors to further strengthen AMD and S3 design methodology. Strong interpersonal skills to work across teams in different geographies. Provide technical direction, guidance, and Support to the engineering team. Experience of successfully leading multiple SOC execution from spec to tape-out and productization. Expertise in SOC integration and implementation - IP Integration, SOC fabrics, Voltage / Clock domain crossings, DFT, Power intent design, RTL Quality checks, Clock, Reset, Fuses, Synthesis, Timing Analysis, Design Partitioning, PPA optimization, PnR, Timing analysis, Floorplan convergence, Physical design implementation and signoff. Experience in ASIC execution, customer engagement, deliverables and execution flow. Work with a team of Architects, Hardware and Software engineers to define the High-Level Architecture. Strong hands-on experience in different SOC design activities, Verification aspects, Test plan review, Debug / triage, bottleneck resolution etc. Strong Problem Solving and Debugging Skills Comfortable with design / implementation tools and flows like VCS, SOC Connectivity, Spyglass Lint / CDC / RDC, VCLP, Synthesis – DC / FC, ICC, and Physical design implementation / signoff tools, STA and constraints analysis tools. Expertise in SOC architecture, System bus and IO protocol understanding (e.g. AXI, PCIe, Memory, uProcessor, etc.) Good understanding of System integration, multi-die methodology, packaging, yield, and system solution. Experience in working with SW team for BIOS, FW, Driver, SW stack, QA and SW release is a plus. Expertise in managing execution team, project planning, IP delivery timelines, deliverables and quality checks, Resource planning, critical path analysis, risks, and mitigation plan. Good understanding of Power, Performance and Area (PPA) optimization techniques. Experience with scripting in Perl / TCL / Shell / Python scripting, and Python, as well as RTL design in Verilog and VHDL. Excellent presentation and inter-communication skills. ~5+ years of strong experience in leading end-to-end SOC design and ASIC execution. BE / B.Tech / ME / MTECH / MS or equivalent ECE / EEE with 12+ yrs. of experience #LI-SR4

Benefits offered are described : AMD benefits at a glance. AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and / or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law. We encourage applications from all qualified candidates and will accommodate applicants’ needs under the respective laws throughout all stages of the recruitment and selection process.