Talent.com
This job offer is not available in your country.
Lead Memory Design Engineer

Lead Memory Design Engineer

ACL DigitalBengaluru, Karnataka, India
30+ days ago
Job description

๐—Ÿ๐—ฒ๐—ฎ๐—ฑ ๐— ๐—ฒ๐—บ๐—ผ๐—ฟ๐˜† ๐——๐—ฒ๐˜€๐—ถ๐—ด๐—ป ๐—˜๐—ป๐—ด๐—ถ๐—ป๐—ฒ๐—ฒ๐—ฟ

๐—ฅ๐—ฒ๐˜€๐—ฝ๐—ผ๐—ป๐˜€๐—ถ๐—ฏ๐—ถ๐—น๐—ถ๐˜๐—ถ๐—ฒ๐˜€ :

As Memory Design Engineer, we will work on developing memory compilers and memory Fast Cache instances for our next generation Cores achieving outstanding PPA.

๐—ฅ๐—ฒ๐—พ๐˜‚๐—ถ๐—ฟ๐—ฒ๐—ฑ ๐—ฆ๐—ธ๐—ถ๐—น๐—น๐˜€ ๐—ฎ๐—ป๐—ฑ ๐—˜๐˜…๐—ฝ๐—ฒ๐—ฟ๐—ถ๐—ฒ๐—ป๐—ฐ๐—ฒ :

๐Ÿ”ธ Understanding of computer architecture and concepts.

๐Ÿ”ธ Good understanding of SRAM architecture, Critical Path Modelling, Full Cut Analysis and Monte Carlo Simulations.

๐Ÿ”ธ Good experience in design verification : Sense amplifier analysis, self-time analysis and marginality analysis.

๐Ÿ”ธ Understanding of high speed / low power CMOS circuit design, clocking scheme, Static and complex logic circuits.

๐Ÿ”ธ Understanding of Power versus Performance versus Area trade-offs in typical CMOS design.

๐Ÿ”ธ Strong knowledge of physical implementation impact on circuit performance.

๐Ÿ”ธ Good understanding of high-performance and low power circuit designs with exposure to FinFet technologies, bitcell stability analysis

๐Ÿ”ธ Proven experience as the designated responsible individual for a memory design, leading a small team of designer.

๐—˜๐˜…๐—ฝ๐—ฒ๐—ฐ๐˜๐—ฒ๐—ฑ ๐˜๐—ผ ๐—ต๐—ฎ๐˜ƒ๐—ฒ ๐—ด๐—ผ๐—ผ๐—ฑ ๐—ถ๐—ป๐˜๐—ฒ๐—ฟ๐—ฝ๐—ฒ๐—ฟ๐˜€๐—ผ๐—ป๐—ฎ๐—น ๐˜€๐—ธ๐—ถ๐—น๐—น๐˜€.

๐Ÿ”ธ Circuit Design : Design and develop digital circuits for memory blocks like SRAM, register files, and caches.

๐Ÿ”ธ Simulation and Verification : Perform simulations and verification to ensure functionality and optimize for power, performance, area, timing, and yield.

๐Ÿ”ธ Minimum 7 Yrs of experience in SRAM / memory design Margin, Char and its related quality checks.

๐—ก๐—ถ๐—ฐ๐—ฒ ๐—ง๐—ผ ๐—›๐—ฎ๐˜ƒ๐—ฒ ๐—ฆ๐—ธ๐—ถ๐—น๐—น๐˜€ ๐—ฎ๐—ป๐—ฑ ๐—˜๐˜…๐—ฝ๐—ฒ๐—ฟ๐—ถ๐—ฒ๐—ป๐—ฐ๐—ฒ :

๐Ÿ”ธ Some Experience of working on Cadence or Synopsys flows.

๐Ÿ”ธ Experience with Circuit Simulation and Optimization of standard cells.

๐—˜๐˜…๐—ฝ๐—ฒ๐—ฟ๐—ถ๐—ฒ๐—ป๐—ฐ๐—ฒ : ๐Ÿด ๐˜๐—ผ ๐Ÿญ๐Ÿฑ ๐—ฌ๐—ฒ๐—ฎ๐—ฟ๐˜€

๐—ก๐—ผ๐˜๐—ถ๐—ฐ๐—ฒ ๐—ฃ๐—ฒ๐—ฟ๐—ถ๐—ผ๐—ฑ : ๐Ÿฏ๐Ÿฌ ๐˜๐—ผ ๐Ÿต๐Ÿฌ ๐——๐—ฎ๐˜†๐˜€

๐—Ÿ๐—ผ๐—ฐ๐—ฎ๐˜๐—ถ๐—ผ๐—ป : ๐—•๐—ฎ๐—ป๐—ด๐—ฎ๐—น๐—ผ๐—ฟ๐—ฒ

๐—”๐—ฏ๐—ผ๐˜‚๐˜ ๐—–๐—ผ๐—บ๐—ฝ๐—ฎ๐—ป๐˜†

ACL Digital, a leader in digital engineering and transformation, is part of the ALTEN Group. At ACL Digital, we empower organizations to thrive in an AI-first world. Our expertise spans the entire technology stack, seamlessly integrating AI and data-driven solutions from Chip to cloud. By choosing ACL Digital, you gain a strategic advantage in navigating the complexities of digital transformation. Let us be your trusted partner in shaping the future.

Create a job alert for this search

Lead Design Engineer โ€ข Bengaluru, Karnataka, India