Lead and develop timing methodologies, establish SDC constraints, and automate processes for special timing checks, ensuring design convergence and managing ECOs effectively.
Perform static timing analysis setup and sign-off for multi-corner, multi-voltage processes to align with PPA targets, initially at the hierarchical level and subsequently at the top-level, reviewing the timing arcs for the .lib generation.
Collaborate closely with RTL, DFT, and IP teams to ensure smooth integration and address physical design concerns affecting scan shift and scan capture modes for DFT.
Identify opportunities to optimize clock skew and insertion delay across various corners and modes.
Evaluate the clock / reset-domain-crossing (CDC / RDC) issues at the netlisting stage and offer feedback on design fixes or establish waivers if the changes are not feasible.
Implement power-saving strategies, such as power gating, multi-voltage domains, and clock gating, to meet low-power objectives while preserving performance standards.
Create and refine custom scripts using Tcl, Perl, or Python to enhance workflow efficiency and streamline physical design operations.
Mentor and support junior physical design engineers, disseminating best practices and providing technical guidance to elevate team proficiency and performance.
PREFERRED EXPERIENCE :
Over 8-10+ years of professional experience in constraints generation, synthesis, static timing analysis (STA), and IP-level timing and physical design, with a preference for high-performance SerDes designs.
Proven ability in timing analysis, convergence, timing ECOs, and .lib generation.
Experience with STA closure on PHYs & understanding the timing requirements across digital and analog macro interfaces is a plus.
Proficient in physical design tools such as Synopsys ICC2, Primetime, and the ASIC design flow.
Skilled in scripting with Tcl, Python, or Perl to automate and streamline physical design tasks.
Excellent problem-solving, leadership, and communication skills and values team culture.
Capable of thriving in fast-paced environments and managing multiple projects simultaneously.
Skills Required
Timing Analysis, Physical Design, Tcl Scripting
Create a job alert for this search
Engineer • Bengaluru / Bangalore
Related jobs
Promoted
Static Timing Analysis (STA) Engineer
LeadSoc Technologies Pvt Ltdbangalore, karnataka, in
Static Timing Analysis (STA) Engineer Job Description.The Static Timing Analysis (STA) Engineer will own the timing sign-off and closure for complex integrated circuits (ICs) and / or System-on-Chips...Show moreLast updated: 4 days ago
Promoted
STA(Static Timing Analysis) Engineer
ConfidentialBengaluru / Bangalore, India
As an STA Engineer, you will be responsible for timing closure and verification of complex ASIC or SoC designs.You will work closely with cross-functional teams including physical design, logic des...Show moreLast updated: 9 days ago
Promoted
Static Timing Analysis (STA / PD) Engineers
L&T Technology ServicesBengaluru, Karnataka, India
LTTS is looking for STA engineers with 5+ Years of experience, Detailed JD is mentioned below : : .Good knowledge of timing closure knowledge for high frequency timing, congestion, and area sensitive...Show moreLast updated: 30+ days ago
Promoted
Lead STA Engineer
TessolveBengaluru, Karnataka, India
Tessolve offers a unique combination of pre-silicon and post-silicon expertise to provide an efficient turnkey solution for silicon bring-up, and spec to the product.
With 3200+ employees worldwide,...Show moreLast updated: 7 days ago
Promoted
New!
STA Engineers
LeadSoc Technologies Pvt LtdBengaluru, Karnataka, India
Static Timing Analysis (STA) Engineer.The Static Timing Analysis (STA) Engineer will own the timing sign-off and closure for complex integrated circuits (ICs) and / or System-on-Chips (SoCs).This rol...Show moreLast updated: 6 hours ago
Promoted
Fiori Technology Solutions - Lead Static Timing Analysis Engineer - Embedded System
Fiori Technology Solutions IncBangalore
Job Description : We are seeking an experienced Lead STA Engineer to take ownership of the static timing closure process for complex ASIC / SoC designs...Show moreLast updated: 30+ days ago
Promoted
STA / Timing Methodology Engineer
ConfidentialBengaluru / Bangalore
Bachelor's degree in computer science, Electrical / Electronics' Engineering, Engineering, or related field and 2+ years of Hardware Engineering or related work experience.
Master's degree in computer...Show moreLast updated: 30+ days ago
Promoted
STA Engineer
ACL DigitalBengaluru, Karnataka, India
Job Title : STA Engineer Location : Banglaore / Hyderabad Employment Type : Full-time Industry : Semiconductors / VLSI / ASIC Design Job Summary : We are looking for a skilled and motivated STA Engin...Show moreLast updated: 30+ days ago
Promoted
STA Engineer
MediaTekBengaluru, Karnataka, India
Responsible for Multi Voltage domain STA environment setup, execution and timing closure of GPU.Drive the pre-route timing checks and QoR clean up to eliminate SDC issues and ensure a quality hando...Show moreLast updated: 30+ days ago
Promoted
STA Engineer
ConfidentialBengaluru / Bangalore, India
STA Engineer (5-10 Years) KEY RESPONSIBILITIES : Responsible for Multi Voltage domain STA environment setup, execution and timing closure Drive the pre-route timing checks and QoR clean up to elimin...Show moreLast updated: 9 days ago
Promoted
STA / Timing Methodology Sr Staff Engineer
ConfidentialBengaluru / Bangalore
Thorough knowledge of the ASIC design cycle and timing closure flow and methodology.Expertise in STA tools (any of Primetime, Tempus, Tweaker) and flow.
Strong understanding of advanced STA concepts...Show moreLast updated: 30+ days ago
Promoted
STA / Timing Methodology Sr Engineer
ConfidentialBengaluru / Bangalore
Bachelors degree in Computer Science, Electrical / Electronics Engineering, Engineering, or related field and 2+ years of Hardware Engineering or related work experience.
Masters degree in Computer Sc...Show moreLast updated: 30+ days ago
Promoted
STA(Static Timing Analysis) Engineer
Capgemini EngineeringBengaluru, Karnataka, India
As an STA Engineer, you will be responsible for timing closure and verification of complex ASIC or SoC designs.You will work closely with cross-functional teams including physical design, logic des...Show moreLast updated: 30+ days ago
Promoted
Senior / Lead STA engineer
ACL DigitalBengaluru, Karnataka, India
We’re Hiring : STA Engineer | 5–10 Years Experience | Bangalore & Hyderabad.Senior Static Timing Analysis (STA) Engineers.
If you’re an STA expert who thrives in fast-paced, technically challenging e...Show moreLast updated: 26 days ago
Promoted
Tenstorrent - Senior / Staff STA Engineer
TenstorrentBangalore
Position : Senior / Staff STA Engineer Experience : 5+ Years Location : Bangalore (On-site) Show moreLast updated: 11 days ago
Promoted
Senior / Staff STA Engineer
TenstorrentBengaluru, Karnataka, India
Tenstorrent is looking for a skilled and detail-oriented Static Timing Analysis (STA) Engineer to help us deliver first-pass silicon success for our cutting-edge AI and RISC-V SoCs.In this role, yo...Show moreLast updated: 30+ days ago
Promoted
STA Synthesis Engineer
L&T Technology ServicesBengaluru, Karnataka, India
L&T Technology is looking to hire for STA Engineers.JD For STA Engineer-6+ ’ experience.Good knowledge of timing closure knowledge for high frequency timing, congestion, and area sensitive designs....Show moreLast updated: 30+ days ago
Promoted
STA PD Engineers (Physical Design)
L&T Technology ServicesBengaluru, Karnataka, India
L&T Technology is hiring for STA Engineers / Physical Design Engineers with 4-8 years of experience.Good knowledge of timing closure knowledge for high frequency timing, congestion, and area sensit...Show moreLast updated: 30+ days ago