Experience in Logic design / micro-architecture / RTL coding is a must.Must have hands on experience with SoC design and integration for complex SoCs.Experience in Verilog / System-Verilog is a must.Should have knowledge of AMBA protocols - AXI, AHB, APB, SoC clocking / reset / debug architecture and peripherals like USB, PCIE and SDCC.Understanding of Memory controller designs and microprocessors is an added advantageHands on experience in constraint development and timing closure Work closely with the SoC verification and validation teams for pre / post Silicon debugHands on experience in Low power SoC design is required Experience in Synthesis / Understanding of timing concepts for ASIC is required.Hands on experience in Multi Clock designs, Asynchronous interface is a must.Experience creating pad ring and working with the chip level floorplan team is an added advantageExperience in using the tools in ASIC development such as Lint, CDC, Design compiler and Primetime is required .Minimum Qualifications :
- Bachelors degree in Computer Science, Electrical / Electronics Engineering, Engineering, or related field and 3+ years of Hardware Engineering or related work experience.
- OR
- Masters degree in Computer Science, Electrical / Electronics Engineering, Engineering, or related field and 2+ years of Hardware Engineering or related work experience.
- OR
- PhD in Computer Science, Electrical / Electronics Engineering, Engineering, or related field and 1+ year of Hardware Engineering or related work experience.
Preferred Qualifications
- 2-9 years of experience in SoC design
- Educational Requirements : 2+ years of experience with a bachelors / masters degree in Electrical engineering
Skills Required
Timing Closure, SOC design, Verilog, RTL Coding, Low Power