(09 / 11 / 2025) Senior Design Verification Engineer
ACL DigitalHyderabad, Telangana, India7 hours ago
Job descriptionSV / UVM Test bench development and test cases coding Code and Functional coverage analysis and closure Work with team for verification closure Experience with python or any other scripting language is a plus Bus protocols AXI / APB / UART / IJTAG protocol working knowledge is an advantage.
Senior Design Verification Engineer
- Looking for Verification engineer who is going to work on testbench development, test cases / assertions / functional coverage coding, debugging.
- Should be an enthusiastic and a quick learner of the verification flow.
Job Description :
Experience : 4 to 6 Years
Location : Hyderabad
Create a job alert for this search
Design Verification Engineer • Hyderabad, Telangana, India
Related jobs
- Promoted
Senior Design Verification Engineer
BITSILICAhyderabad, telangana, in BITSILICA is Hiring – PCIe Verification Experts 🚀.We’re looking for skilled PCIe Verification Engineers with 4+ years of experience on Pcie to join our growing team in #Hyderabad.Hands-on experien...Show moreLast updated: 30+ days ago
- Promoted
Design Verification Engineer
Mirafra Technologieshyderabad, telangana, in Responsible for developing detailed Technical SoC verification execution plans.Writing software driven testcases in C.XPROP, Requirement Traceability.
Gate Level Simulation at SoC Level.PICe, UCle, ...Show moreLast updated: 30+ days ago
- Promoted
Design Verification Engineer
ACL DigitalHyderabad, Telangana, India Lead the verification of DDR memory controller and PHY designs, ensuring compliance with DDR standards such as DDR3, DDR4, DDR5, and other memory interface protocols.
Develop and implement scalable,...Show moreLast updated: 30+ days ago
- Promoted
Design Verification Engineer
Sevya Multimediahyderabad, telangana, in We need experienced engineers to verify an IP / full-chip using System Verilog / UVM.Expertise in PCIe / DDR verification is preferable at IP / chip level.
Overall 3+ years industry experience in Design Ver...Show moreLast updated: 30+ days ago
- Promoted
Senior Verification Engineer
ACL DigitalHyderabad, Republic Of India, IN SSOC Design Verification Engineer - Senior / Lead / Sr.Must have good knowledge on the verification flows.Excellent hands-on debug skills and problem solving attitude.
Experience of working in compl...Show moreLast updated: 30+ days ago
- Promoted
Senior Verification Engineer - System Verilog
NXP SemiconductorsHyderabad About the Role : We are seeking a talented Senior ASIC Verification Engineer to join our dynamic team.The successful candidate will be responsible f...Show moreLast updated: 11 days ago
- Promoted
Senior Design Engineer
ACL Digitalhyderabad, telangana, in Job Role : Senior Design Engineer.Preference : Immediate available candidates.Develop Vivado and Vitis projects based on hardware platforms.
Perform hardware interfaces validation with compiled proj...Show moreLast updated: 30+ days ago
- Promoted
Design Verification Engineer
ConfidentialHyderabad / Secunderabad, Telangana, Bengaluru / Bangalore We're Hiring – DV Engineers (5–8 Years | Bangalore / Hyderabad).We're expanding our team and looking for talented.UVM (Universal Verification Methodology).
BFM, Scoreboard, Checkers, Monitors, Asser...Show moreLast updated: 30+ days ago
- Promoted
Senior Design Verification Engineer
ACL DigitalHyderabad, Telangana, India Notice Period : 15 days to 30 Days.Coding and bring up of asm, c++ tests.UVM test bench components coding and maintaining.
Should have worked on Processor based System or Sub-system level verificatio...Show moreLast updated: 30+ days ago
- Promoted
Semiconductor Design Engineer_3_4861
SysTechCorp Inchyderabad, telangana, in Semiconductor Design Engineer_3_4861.Provide verification support to design projects by simulating, analyzing and debugging presilicon full chip designs.
Develop Test cases / Stimulus to increase the ...Show moreLast updated: 15 days ago
- Promoted
Senior Design Verification Engineer
ConfidentialHyderabad / Secunderabad, Telangana, India Understanding the business requirements and functional specifications of the IPs, subsystems and SOC.Creating Verification Environment Architecture document.
Reviewing and Revising : working towards ...Show moreLast updated: 30+ days ago
- Promoted
Senior Design Verification Engineer-Onsite
ConfidentialHyderabad / Secunderabad, Telangana, India Over 10 years of digital IP verification, advanced knowledge of ASIC / SOC Design flow and state of the art verification flow.
Proficient with Verilog, System Verilog and UVM.Good in UVM concepts and ...Show moreLast updated: 8 days ago
- Promoted
Cloudious - Design Verification Engineer - SoC / System Verilog
Cloudious LLCHyderabad Key Responsibilities : - Own and execute the functional verification of NoC / SoC subsystems, ensuring high-quality IP and SoC-level integration.Dev...Show moreLast updated: 30+ days ago
- Promoted
ARM Design Verification Lead
L&T Technology ServicesHyderabad, IN You should be a verification engineer with a knowledge of SoC integration verification, SoC scenario verification, SoC performance verification, CHI / PCIe / CXL, DDRx / LPDDRx integration verification i...Show moreLast updated: 30+ days ago
- Promoted
- New!
(08 / 11 / 2025) Design Verification Engineer
ACL DigitalHyderabad, Republic Of India, IN Experience : 1-3 Years Location : Hyderabad Education : B.ECE / EEE Roles and Responsibilities Strong expertise in UVM-based verification.
Hands-on IP-level verification exposure and a solid understandin...Show moreLast updated: 13 hours ago
- Promoted
Capgemini - Design Verification Engineer - SoC / IP Verification
Capgemini Technology Services India LimitedHyderabad Location : Mumbai, Pune, Hyderabad, Chennai, Noida, Gurgaon, Bangalore, Gandhinagar At Capgemini Engineering, the world leader in engineering services, we bring toget...Show moreLast updated: 30+ days ago
- Promoted
[15h Left] Design Verification Engineer
ACL DigitalHyderabad, Telangana, India ACL Digital is Hiring : GPM Subsystem Verification Engineer Must-have : UVM, System Verilog, IP Verification Preferred : Power Management IP, Firmware DV, Python / Perl Full-cycle DV : test plan → tap...Show moreLast updated: 30+ days ago
- Promoted
Senior RTL Design Engineer
ACL Digitalhyderabad, telangana, in The ideal candidate will be responsible for executing and leading the full design process from ideation to production.You will draw new designs and update our current designs.During the creation pr...Show moreLast updated: 30+ days ago