Responsible for Memory Compiler layout development and verification.
Responsible for Layout design and development of Memory blocks such as Array, Row / Column decoder, sense amplifier, pre-charge, Control blocks for SRAM.
Perform layout verification like LVS / DRC / Latchup, quality check and documentation.
Responsible for on-time delivery of block-level layouts with acceptable quality.
Demonstrate leadership Skill in planning, area / time estimation, scheduling, delegation and execution to meet project schedule / milestones in multiple project environment.
Guide junior team-members in their execution of Sub block-level layouts & review their work.
Contribute to effective project-management.
Effectively communicate with engineering teams in the India & Korea teams to assure the success of the layout project.
Qualification / Requirements :
Should be well familiar with various levels of memory layouts from custom memory bits, leaf cells, control blocks, Read-Write, Sense Amplifiers, decoders.
Should have expertise in floor planning, power planning, block area estimation of memory designs or compliers.
Should be able to perform leaf cell layout development and physical verification.
Should have adequate knowledge of schematics, interface with circuit designer and CAD and process development team.
Good understanding of layout fundamentals i.E. Electro-migration, Latch-up, coupling, crosstalk, IR-drop, parasitic analysis, matching, shielding, etc.
Understanding layout effects on the circuit such as speed, capacitance, power and area etc.,
Excellent in problem-solving skills in solving area, power, performance and physical verification of custom layout.
Experience with Cadence tools including Virtuoso schematic editor Virtuoso layout L, XL & Verification tools like Mentor Calibre- Proficient in Device Matching, Parasitic Analysis, Electron Migration, and Isolation Techniques.
Should have leadership qualities and able to do multi-tasking as required.
Should be able to work in a team environment and able to guide and provide technical support to the fellow team members.
Self-motivated, hardworking, goal-oriented and excellent verbal and written communication skills.
Knowledge of Skill coding and layout automation is a plus.
Create a job alert for this search
Specialist • Noida, Republic Of India, IN
Related jobs
Memory Design Engineers
ACL Digital • Delhi, India
Job Title : Memory Design Engineer.Industry : Semiconductors / VLSI / Memory IP.We are seeking a skilled Memory Design Engineer to join our advanced memory IP development team.The candidate will be r...Show more
Last updated: 30+ days ago • Promoted
Memory Layout Engineer (2+years)
ACL Digital • Noida, Uttar Pradesh, India
Create and optimize physical layouts for memory components (e.SRAM, DRAM, ROM) using advanced EDA tools like Synopsys Custom Compiler or other industry-standard tools.
Ensure that the memory design ...Show more
Last updated: 30+ days ago • Promoted
Analog Engineer- Layout
Best NanoTech • Ghaziabad, IN
The candidate will operate as an individual contributor, responsible for delivering complex high-speed analog and mixed-signal layout blocks with minimal supervision.
This role demands deep technica...Show more
Last updated: 5 days ago • Promoted
Lead Memory Design Engineer
ACL Digital • Delhi, India
Lead Memory Design Engineer Experience : .Semiconductors / VLSI / Memory IP / SoC Job Summary : We are looking for an experienced and highly motivated.
IPs such as SRAMs, ROMs, CAMs, and Register Files...Show more
Last updated: 30+ days ago • Promoted
IO Layout Engineer
ACL Digital • Delhi, India
IO Layout Engineer Experience : .Semiconductors / ASIC / VLSI / IO & ESD Design Job Summary : We are looking for a highly motivated and experienced.
The candidate will be responsible for full-custom la...Show more
Last updated: 30+ days ago • Promoted
Analog layout
Best NanoTech • Delhi, India
Analog layouts in advanced nodes (16nm / 10nm / 7nm / 5nm / 3nm).Should have experience on block level, IP level and chip level layouts.
Should have hands-on experience in creating layout of critical blocks...Show more
Last updated: 1 day ago • Promoted
eNVM Bitcell Layout Design Engineer / Lead
Tata Electronics • Delhi, India
Tata Electronics Private Limited (TEPL) is a greenfield venture of the Tata Group with expertise in manufacturing precision components.
Tata Electronics (a wholly owned subsidiary of Tata Sons Pvt.I...Show more
Last updated: 30+ days ago • Promoted
Memory Layout Engineer
ACL Digital • Noida, Uttar Pradesh, India
Memory Layout Engineer with 2+ years of Exp for Noida.Memory Design Engineer with 2+ years of Exp for Noida.Interested share cv to karthick.Show more
Last updated: 30+ days ago • Promoted
Memory Layout Engineer
Mirafra Technologies • Delhi, India
JD : Should be able to work independently on SRAM memory IP layout development.Skill Requirements : - Proficient with calibre LVS / DRC verification.
Leafcell development of SAM blocks.Thanks, Riki Dutta...Show more
Last updated: 15 days ago • Promoted
Senior Analog Layout
Modernize Chip Solutions (MCS) • Delhi, India
Notice Period : Immediate–15 Days.Design custom layouts for analog / mixed-signal circuits across advanced process nodes.
Ensure layouts meet DRC / LVS requirements and follow best practices.Collaborate ...Show more
Last updated: 8 days ago • Promoted
Senior Analog Layout Design Leads
Eximietas Design • Delhi, India
We’re Hiring! Senior Analog Layout Design Engineers / Leads.Location : Bangalore / Visakhapatnam Experience : 5-15 Years Notice Period : 30 days or less preferred.
We’re expanding our Analog Layout team ...Show more
Last updated: 21 days ago • Promoted
Analog Layout Engineer
Eteros Technologies • Delhi, India
Analog Layout Engineer (3-7 Yrs Exp).This position is for an Analog Layout Engineer role who should have the below required knowledge and skills -.
Should have very good understanding of semiconduct...Show more
Last updated: 30+ days ago • Promoted
Senior Memory Designer
Lattice Semiconductor • Delhi, India
There is energy here…energy you can feel crackling at any of our international locations.It’s an energy generated by enthusiasm for our work, for our teams, for our results, and for our customers.L...Show more
Last updated: 19 days ago • Promoted
Memory Cell Layout Engineer
ACL Digital • Noida, Republic Of India, IN
Memory Layout Engineer with 2+ years of Exp for Noida.Memory Design Engineer with 2+ years of Exp for Noida.Interested share cv to karthick.Show more
Last updated: 30+ days ago • Promoted
Analog Design Manager - Audio Team
Texas Instruments • Delhi, India
We are seeking a Analog Design Manager for our development team, which is part of the Low Power Audio (LPA) product line, which is part of Audio BU.
This role provides a unique opportunity to be par...Show more
Last updated: 30+ days ago • Promoted
Technical Specialist
HCLTech • Delhi, India
Greetings From HCL Technologies!!!.I would like to know if you are interested in working with HCL TECH for role of Pega Lead and Architect.
Application Design Solution Architecture Technical Leaders...Show more
Last updated: 30+ days ago • Promoted
AMS Layout
ACL Digital • Delhi, India
ACL Digital is looking for an Experienced Layout Engineer.Minumum 4+ years of Experience for Bangalore Location.Good to have ESD Blocks Must have Lower nodes from TSMC AMS / IO Memory - Layout.Intere...Show more
Last updated: 30+ days ago • Promoted
Senior Analog Layout Engineer
ACL Digital • Delhi, India
An experienced Analog Layout design engineer should be innovative, collaborative, meticulous, and curious.Layout of basic digital and analog building blocks using analog transistor level components...Show more