As a Design Verification Engineer at IBM, you will be responsible for verifying SoC logic blocks and ensuring robust chip initialization and reset sequences. You will develop test benches, apply verification methodologies, debug RTL designs, and collaborate with the design team to ensure successful delivery of functional and high-quality hardware.
Key Responsibilities :
- Design & Specification Analysis : Understand design specifications, PowerOn specifications, boot firmware, and reset flow.
- Verification Environment Development : Develop test benches and verification environments using IBM BIST verification tools and methodologies.
- Debugging & Troubleshooting : Debug fails using waveform and trace tools, debug RTL code, and work with design teams to resolve logic design issues.
- Test Scenario Development : Write complex test scenarios, drive verification coverage, and ensure closure.
- Collaboration : Work effectively with global teams, providing updates, reporting issues, and ensuring delivery timelines are met.
- Coverage & Analysis : Conduct functional and code coverage analysis, identify gaps, and implement corrective actions.
Required Education :
Bachelor's DegreePreferred Education :
Bachelor's DegreeRequired Technical and Professional Expertise :
4+ years of experience in design verification with demonstrated execution on SoC logic blocksStrong knowledge of SoC verification, chip reset sequences, and initialization (for SoA)Proficiency in HDLs such as Verilog and VHDLProgramming skills in C, C++, Python, or PerlExperience developing testbench environments and writing complex test scenariosHardware debug skills with relevant project experiencePreferred Technical and Professional Experience :
Knowledge of chip initialization, SCAN, and BISTScripting expertise with applied project experienceExperience writing verification test plans and performing functional / code coverage analysisSkills Required
SoC Verification