Talent.com
STA / Synthesis Engineer

STA / Synthesis Engineer

ConfidentialBengaluru / Bangalore, India
7 days ago
Job description

WHAT YOU DO AT AMD CHANGES EVERYTHING

We care deeply about transforming lives with AMD technology to enrich our industry, our communities, and the world. Our mission is to build great products that accelerate next-generation computing experiences - the building blocks for the data center, artificial intelligence, PCs, gaming and embedded. Underpinning our mission is the AMD culture. We push the limits of innovation to solve the world's most important challenges. We strive for execution excellence while being direct, humble, collaborative, and inclusive of diverse perspectives.

AMD together we advance_

SMTS SILICON DESIGN ENGINEER(Timing Constraints / STA Signoff Technical Lead)

The Role

As a member of the AECG ASIC Group, you will help bring to life cutting-edge designs. As a member of the Back-end design / integration team, you will work closely with the architecture, IP design, Physical Design teams, and product engineers to achieve first pass silicon success.

The Person

A successful candidate will work with senior silicon design engineers. The candidate will be highly accurate and detail-oriented, possessing good communication and problem-solving skills.

Key Responsiblities

  • Responsible for the development of complex multi-mode / multi-corner timing constraints that are compatible for RTL and signoff
  • Ensuring constraints quality (SDC) using industry tools like Fishtail , GCA
  • Well versed with timing signoff methodology and corner definitions
  • Drive the pre-route timing checks and QoR clean up to eliminate SDC issues and ensure a quality handoff for STA checks
  • Requires a mix of SDC knowledge, EDA timing tool competence and Tcl based scripting capability (in both EDA environment and standalone Linux Tcl shell scripts)
  • Responsible for Timing closure of one or multiple sub chip / subsystem OR Full chip.
  • Ensuring full chip level Interface timing closure along DRV closure
  • Generating timing ECO using tools DMSA / Tweaker and leading subsystem / Subchip / FC timing closure

Preferred Experience

  • 12+ years of experience in building the timing constraints for IPs, blocks and Full-chip implementation in both flat / hierarchical flows.
  • Successfully led static timing analysis (STA) and closure for 2-3 SoC projects from RTL to tape-out.
  • Proficient in analyzing SoC architecture to derive appropriate timing constraints and define STA methodology.
  • Skilled in translating architectural and design specifications into accurate timing constraints (SDC), including clock definitions, generated clocks, exceptions (false paths, multi-cycle paths), and hierarchical timing.
  • Coordinated cross-functional efforts across design, synthesis, P&R, and verification teams to ensure timing signoff.
  • Owned timing budgets, constraint development, and timing ECOs, achieving first-pass silicon success.
  • Experience with analyzing the timing reports and identifying both the design and constraints related issues.
  • Preferred EDA tool experience : Synopsys Design Compiler / Primetime, Spyglass, Fishtail, Tweaker etc.
  • Excellent communication and interpersonal skills and always enthusiastic to collaborate with diverse teams.
  • Experience in timing closure of high frequency blocks & subsystems (>
  • Ghz range )

  • Experience in working full-chip STA closure, defining mode requirements and corners for timing closure.
  • Strong Understanding of DFT modes requirements for timing signoff
  • Good understanding of physical design flow and ECO implementation.
  • Strong understanding of SDC constraints, OCV,AOCV,POCV analysis.
  • Strong TCL / scripting knowledge is mandatory.
  • Academic Credentials

  • Bachelors or Masters degree in computer engineering / Electrical Engineering
  • Benefits offered are described : AMD benefits at a glance.

    AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and / or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law. We encourage applications from all qualified candidates and will accommodate applicants' needs under the respective laws throughout all stages of the recruitment and selection process.

    Skills Required

    primetime, spyglass, SDC, Timing Constraints, Tcl Scripting

    Create a job alert for this search

    Engineer • Bengaluru / Bangalore, India

    Related jobs
    • Promoted
    • New!
    STA & Synthesis Engineer [Urgent]

    STA & Synthesis Engineer [Urgent]

    ACL DigitalBengaluru, Karnataka, India
    Looking for STA & Synthesis Engineer.Notice Period- Prefer Immediate joiner or less notice period.Netlist and constraint sign in checks and validation. Responsible to complete synthesis till final-o...Show moreLast updated: 2 hours ago
    • Promoted
    Synthesis Engineer

    Synthesis Engineer

    BITSILICABengaluru, Karnataka, India
    Show moreLast updated: 12 days ago
    • Promoted
    STA Engineer

    STA Engineer

    Sintegra Inc.Bengaluru, Karnataka, India
    We are seeking a skilled STA Engineer with a strong background in Test and DFT architectures.The ideal candidate will have hands-on experience evaluating and writing high-quality timing constraints...Show moreLast updated: 30+ days ago
    • Promoted
    STA Engineer

    STA Engineer

    ACL DigitalBengaluru, Karnataka, India
    Role : STA Engineer Experience : 3+ Years Location : Bangalore (Onsite) Notice Period : Immediate to 30 Days / Serving Notice Key Responsibilities : Perform Static Timing Analysis (STA) at block ...Show moreLast updated: 30+ days ago
    • Promoted
    STA Engineers

    STA Engineers

    LeadSoc Technologies Pvt LtdBengaluru, Karnataka, India
    Static Timing Analysis (STA) Engineer.The Static Timing Analysis (STA) Engineer will own the timing sign-off and closure for complex integrated circuits (ICs) and / or System-on-Chips (SoCs).This rol...Show moreLast updated: 30+ days ago
    • Promoted
    Sta Synthesis Engineer

    Sta Synthesis Engineer

    L&T Technology ServicesBengaluru, Republic Of India, IN
    L&T Technology is looking to hire for STA Engineers.JD For STA Engineer-6+ ’ experience.Good knowledge of timing closure knowledge for high frequency timing, congestion, and area sensitive designs....Show moreLast updated: 30+ days ago
    • Promoted
    Senior STA Engineer

    Senior STA Engineer

    L&T Technology ServicesBengaluru, Republic Of India, IN
    LTTS is hiring for PD / STA Engineers with 7-10 years of experience.The PD / STA Engineer will be responsible for pre-design and static timing analysis tasks to ensure efficient silicon bring-up and pr...Show moreLast updated: 30+ days ago
    • Promoted
    STA & Synthesis Engineer

    STA & Synthesis Engineer

    ACL DigitalBengaluru, Karnataka, India
    Looking for STA & Synthesis Engineer.Notice Period- Prefer Immediate joiner or less notice period.Netlist and constraint sign in checks and validation. Responsible to complete synthesis till final-o...Show moreLast updated: 14 days ago
    • Promoted
    STA Engineer

    STA Engineer

    Mirafra TechnologiesBengaluru, Karnataka, India
    STA setup, convergence, reviews and signoff for multi-mode, multi-voltage domain designs.Timing analysis, validation and debug across multiple PVT conditions using PT / Tempus.Run Primetime and / or Te...Show moreLast updated: 25 days ago
    • Promoted
    STA Synthesis Engineer

    STA Synthesis Engineer

    Cadence System Design and AnalysisBengaluru, Republic Of India, IN
    Work on challenging DDR PHY IP & Testchip Physical Design from Netlist-to-GDS in tech nodes below 7nm.Take ownership of one or more physical design blocks includes all of, floorplan, CTS, PNR, QRC,...Show moreLast updated: 30+ days ago
    • Promoted
    Senior STA Engineer

    Senior STA Engineer

    ACL DigitalBengaluru, Republic Of India, IN
    We’re Hiring : STA Engineer | 5–15 Years Experience | Bangalore.Senior Static Timing Analysis (STA) Engineers.If you’re an STA expert who thrives in fast-paced, technically challenging environments,...Show moreLast updated: 30+ days ago
    • Promoted
    SMTS STA / Synthesis Engineer

    SMTS STA / Synthesis Engineer

    ConfidentialBengaluru / Bangalore
    As a member of the AECG ASIC Group, you will help bring to life cutting-edge designs.As a member of the Back-end design / integration team, you will work closely with the architecture, IP design, Phy...Show moreLast updated: 30+ days ago
    • Promoted
    Senior / Lead STA engineer

    Senior / Lead STA engineer

    ACL DigitalBengaluru, Karnataka, India
    We’re Hiring : STA Engineer | 5–15 Years Experience | Bangalore.Senior Static Timing Analysis (STA) Engineers.If you’re an STA expert who thrives in fast-paced, technically challenging environments,...Show moreLast updated: 30+ days ago
    • Promoted
    STA Engineer

    STA Engineer

    MediaTekBengaluru, Karnataka, India
    STA Engineer KEY RESPONSIBILITIES : Responsible for Multi Voltage domain STA environment setup, execution and timing closure of GPU Drive the pre-route timing checks and QoR clean up to eliminate S...Show moreLast updated: 30+ days ago
    • Promoted
    STA Engineer

    STA Engineer

    L&T Technology ServicesBengaluru, Republic Of India, IN
    LTTS is looking for STA engineers with 5+ Years of experience, Detailed JD is mentioned below : : .Good knowledge of timing closure knowledge for high frequency timing, congestion, and area sensitive...Show moreLast updated: 30+ days ago
    • Promoted
    STA Synthesis Engineer

    STA Synthesis Engineer

    L&T Technology ServicesBengaluru, Karnataka, India
    L&T Technology is looking to hire for STA Engineers.JD For STA Engineer-6+ ’ experience.Good knowledge of timing closure knowledge for high frequency timing, congestion, and area sensitive designs....Show moreLast updated: 30+ days ago
    • Promoted
    Lead STA & Synthesis Design Engineer

    Lead STA & Synthesis Design Engineer

    Cadence System Design and AnalysisBengaluru, Karnataka, India
    Work on challenging DDR PHY IP & Testchip Physical Design from Netlist-to-GDS in tech nodes below 7nm.Take ownership of one or more physical design blocks includes all of, floorplan, CTS, PNR, QRC,...Show moreLast updated: 30+ days ago
    • Promoted
    Synthesis & STA Engineer

    Synthesis & STA Engineer

    ACL DigitalBengaluru, Republic Of India, IN
    Looking for STA & Synthesis Engineer.Notice Period- Prefer Immediate joiner or less notice period.Netlist and constraint sign in checks and validation. Responsible to complete synthesis till final-o...Show moreLast updated: 14 days ago