Verification Lead Design Engineer (28 / 10 / 2025)
Cadence System Design and AnalysisIndia7 hours ago
Job descriptionBE / BTech / ME / MTech - Electrical / Electronics / VLSI with an experience as a design and verification engineer. 5+ years of Design Verification experience with SV / UVM Strong background on functional verification fundamentals, environment planning, test plan generation, environment development is a must. Design Verification experience verifying complex designs and leading projects from concept to verification closure. Strong hands-on UVM and System Verilog coding experience and functional verification environment development is required.
Prior experience in IP verification of memory IP (DDR / HBM / GDDR) would be an added advantage.
Create a job alert for this search
Lead Design Engineer • India