Talent.com
This job offer is not available in your country.
Staff / Sr Staff Engineer- DFT

Staff / Sr Staff Engineer- DFT

Renesas Electronicsbangalore, India
15 hours ago
Job description

Job Description

We are seeking a highly skilled and experienced Design-for-Test (DFT) Engineer with 6-12 years of industry experience in architecting and implementing DFT solutions for complex SoCs and mixed-signal ICs. The ideal candidate should have a deep understanding of scan, at-speed test techniques, and compression methodologies, with hands-on experience in leading EDA tools such as Cadence Modus . Experience in handling DFT for analog and mixed-signal (AMS) blocks is a strong plus.

Key Responsibilities :

  • Own and drive DFT architecture and implementation for analog mixed signal chips from concept to production.
  • Develop scan insertion, scan compression, and at-speed test strategies to meet high fault coverage and test cost targets.
  • Work with cross-functional teams including design, verification, and physical design to ensure DFT integration and tapeout readiness.
  • Define and implement test strategies for analog and mixed-signal IPs , including DFT hooks, wrappers, and test mode integration.
  • Create test patterns and perform ATPG analysis to ensure test coverage goals are met.
  • Debug DFT-related issues during silicon bring-up and collaborate with product / test engineering teams.
  • Automate and optimize DFT flows and scripting for scalability and efficiency.

Qualifications

Required Qualifications :

  • B.E. / B.Tech or M.E. / M.Tech in Electrical / Electronics Engineering or related discipline.
  • Minimum 6 years of hands-on experience in DFT with successful tapeouts.
  • Strong knowledge of scan insertion , scan compression , transition fault (at-speed) testing , and boundary scan (IEEE 1149.1 / 1500).
  • Proficiency in industry-standard DFT tools, with Cadence Modus experience highly desired.
  • Experience with ATPG tools , test coverage analysis, and test pattern generation.
  • Solid understanding of DFT for AMS blocks , including challenges in testability of analog circuits.
  • Familiarity with scripting languages (TCL, Perl, Python) for automation.
  • Good understanding of STA constraints for DFT and impact on synthesis and physical design.
  • Proven experience in silicon debug and production test support.
  • Company Description

    Renesas is one of the top global semiconductor companies in the world. We strive to develop a safer, healthier, greener, and smarter world, and our goal is to make every endpoint intelligent by offering product solutions in the automotive, industrial, infrastructure and IoT markets. Our robust product portfolio includes world leading MCUs, SoCs, Analog and power products, plus Winning Combination solutions that curate these complementary products. We are a key supplier to the world’s leading manufacturers of electronics you rely on every day; you may not see our products, but they are all around you.

    Renesas employs roughly 21,000 people in more than 30 countries worldwide. As a global team, our employees actively embody the Renesas Culture, our guiding principles based on five key elements : Transparent, Agile, Global, Innovative, and Entrepreneurial. Renesas believes in, and has a commitment to, diversity and inclusion, with initiatives and a leadership team dedicated to its resources and values. At Renesas, we want to build a sustainable future where technology helps make our lives easier. Join us and build your future by being part of what’s next in electronics and the world.

    Create a job alert for this search

    Staff Engineer • bangalore, India