Timing analysis, validation and debug across multiple PVT conditions using Tempus.Familiar with Tempus DMMMC flow for STASTA setup, convergence, reviews, and signoff for scan and func.Review of Unconstrained endpoints and check timing reports.Proficient in STA and timing methodologies with good understanding of noise, crosstalk, and OCV effects.Should have worked on both block level and full chip timing closure at lower nodes 22nm, 16nm, 5nmAdditionally, closely interact with designers / synthesis / PNR team to provide the feedback to ensure smooth timing closure.Working proficiency with tcl, python scriptingPrevious experience with ADI flows / Cadence flows for STA preferredPrevious experience with power domain-based designs preferred.Skills Required
ADI flows, Cadence flows, STA setup, convergence, power domain-based designs