Engineer with good attitude who seeks new challenges and has good analytical and and problem-solving skills.
Candidate needs to have the ability and desire to learn quickly and should be a good team player who has excellent communication skills and experience collaborating with other engineers located in different sites / timezones.
KEY RESPONSIBILITIES :
- Implementing RTL to GDS2 flow
- Handling Floor-plan, Physical Implementation of Power-plan, Synthesis, Placement, CTS, Timing Closure, Routing, Extraction, Physical Verification (DRC & LVS), Crosstalk Analysis, EM / IR
- Handling different PNR tools - Synopsys ICC2, ICC, Design Compiler, PrimeTime, StarRC, Mentor Graphics Calibre, Apache Redhawk
PREFERRED EXPERIENCE :
4+ years of professional experience in physical design, preferably with high performance designs.Experience in automated synthesis and timing driven place and route of RTL blocks for high speed datapath and control logic applications.Experience in automated design flows for clock tree synthesis, clock and power gating techniques, scan stitching, design optimization for improved timing / power / area, and design cycle time reduction.Experience in floorplanning, establishing design methodology, IP integration, checks for logic equivalence, physical / timing / electrical quality, and final signoff for large IP deliveryStrong experience with tools for logic synthesis, place and route, timing analysis, and design checks for physical and electrical quality, familiarity with tools for schematics, layout, and circuit / logic simulationVersatility with scripts to automate design flow.Strong communication skills, ability to multi-task across projects, and work with geographically spread out teamsExperience in FinFET & Dual Patterning nodes such as 16 / 14 / 10 / 7 / 5nmExcellent physical design and timing background.Good understanding of computer organization / architecture is preferred.Strong analytical / problem solving skills and pronounced attention to details.Skills Required
Synthesis, PNR, RTL