Principal Verification Design EngineerCadence System Design and Analysis • Delhi, IN
No longer accepting applications
Principal Verification Design Engineer
Cadence System Design and Analysis • Delhi, IN
30+ days ago
Job description
BE / BTech / ME / MTech - Electrical / Electronics / VLSI with an experience as a design and verification engineer.
5+ years of Design Verification experience with SV / UVM
Strong background on functional verification fundamentals, environment planning, test plan generation, environment development is a must.
Design Verification experience verifying complex designs and leading projects from concept to verification closure.
Strong hands-on UVM and System Verilog coding experience and functional verification environment development is required.
Prior experience in IP verification of memory IP (DDR / HBM / GDDR) would be an added advantage.
Create a job alert for this search
Design Verification Engineer • Delhi, IN
Related jobs
Design Verification Engineer
Ignitarium • Delhi, India
Design Verification Engineer Experience.Kochi / Bangalore (3+years) : Chennai / Pune (5+ years).Must have very good System Verilog / UVM knowledge with prior work experience on live projects.Expertise ...Show more
Last updated: 6 days ago • Promoted
Design Verification Engineer
Proxelera • Delhi, India, India
Yrs of Experience in Verification.Own UVM-based constrained-random verification for complex SoC / IP subsystems.Develop testbenches, sequences, scoreboards, and checkers.
close coverage (FC / CC / SC).Mu...Show more
Last updated: 5 days ago • Promoted
Design Verification Engineer
Siemens EDA (Siemens Digital Industries Software) • Noida, Uttar Pradesh, India
Looking for Siemens EDA ambassadors : Siemens EDA is a global technology leader in Electronic Design Automation software.
Our software tools enable companies around the world to develop highly innov...Show more
Last updated: 7 days ago • Promoted
Principal SoC Design Verification Methodology Engineer
Mulya Technologies • Delhi, IN
Principal Gen AI based SoC Design Verification Methodology Engineer.We are a US based Stealth mode Start-up.Hyderabad / Bangalore / Remote ( any where in India ).
We unify the processes used in Semi...Show more
Last updated: 30+ days ago • Promoted
Principal RTL Design Engineer / Co-founder - AI / ML Accelerator
Faststream Technologies • Delhi, IN
Lead / Own a world class NPU for Edge AI Inference.Develop ultra-low-power machine learning chips for intelligent sensing and autonomous navigation.
Architect / Work independently and collaborativel...Show more
Last updated: 1 day ago • Promoted
Design Verification Engineer
Sintegra Inc. • Delhi, India
We are seeking a skilled and motivated.Design Verification Engineer (DV).Ethernet protocols, MAC layer functionality, and RoCE (RDMA over Converged Ethernet).
The ideal candidate will have hands-on ...Show more
Last updated: 30+ days ago • Promoted
Principal Engineer
AIM • Delhi, IN
MachineHack is a rapidly growing platform focused on democratizing data science and machine learning through competitive hackathons, tutorials, and community engagement.
We are seeking a highly skil...Show more
Last updated: 10 hours ago • Promoted • New!
Design Verification Engineer
MediaTek • Delhi, India
Design Verification Engineer (4-15 Years).Mediatek is building Sub System DV teams in Bangalore to cater to the verification challenges in our next gen Smartphone, Compute and Automotive chips.We a...Show more
Last updated: 30+ days ago • Promoted
Design Verification Engineer
Best NanoTech • Noida, Uttar Pradesh, India
About the Company Position- Design Verification Engineers Location- Chennai, Bangalore, Hyderabad and Noida About the Role Exp- 3-5 yrs Responsibilities 3 to 5 years of Strong knowledge of dig...Show more
Last updated: 2 days ago • Promoted
Lead-Design Verification Engineer
MosChip® • Delhi, India
Tech in electronics with 7-10+ year experience in verification domain.Own or lead verification of complex flows at the SOC, subsystem, or IP levels.
Plan the verification of complex design IP / SoC in...Show more
Last updated: 5 days ago • Promoted
Senior Design Verification Engineer
eInfochips (An Arrow Company) • Delhi, India
POSITION TITLE : Senior Engineer / Engineer – ASIC Design Verification.LOCATION : Noida / Bangalore / Hyderabad / Pune / Chennai / Ahmedabad.
An expert level with developing UVM-based SV test-benches.Highly ...Show more
Last updated: 30+ days ago • Promoted
Senior Design-for-Debug Verification Engineer
UST • Delhi, India
Pre-silicon system verification.This include SoC, FPGA & Full Chip design verification.Create testcase and testbench with UVM methodology - Fullchip / system functional verification, by defining veri...Show more
Last updated: 14 days ago • Promoted
Principal Verification Design Engineer
Cadence System Design and Analysis • Ghaziabad, IN
BE / BTech / ME / MTech - Electrical / Electronics / VLSI with an experience as a design and verification engineer.Design Verification experience with SV / UVM.
Strong background on functional verification ...Show more
Last updated: 30+ days ago • Promoted
Sr Verification Principal Design Engineer
Cadence System Design and Analysis • Delhi, India
VLSI domain with Master’s / bachelor’s degree in engineering Strong expertise in Verilog, HVL(SV, Specman e) with UVM / OVM / eRM methodology Expertise in assertions development / closure, constraint rando...Show more
Last updated: 30+ days ago • Promoted
Senior Design Verification Engineer
BITSILICA • Delhi, IN
We are in search of a skilled Design Verification Engineer with at least 4 years of practical experience.As an essential member of our team, you will have a crucial role in ensuring the strength an...Show more
Last updated: 18 days ago • Promoted
Senior Design Verification Engineer
Ignitarium • Delhi, India
We are seeking a skilled Design Verification Engineer with hands-on experience in live projects.If you have a passion for developing functional verification environments, excellent debugging skills...Show more
Last updated: 30+ days ago • Promoted
Senior Design Verification Engineer (Design For Debug)
UST • Delhi, India
SoC Design Verification Engineer, you will be responsible for Design for Debug architecture verification related tasks including creating test cases and test bench using UVM methodology.Capacity co...Show more
Last updated: 14 days ago • Promoted
Senior RTL Design Engineer
MosChip® • Delhi, IN
Experience in Logic design / RTL coding is a must.Experience is SoC design and integration for complex SoCs is a must.Experience in Verilog / System-Verilog is a must.
Experience in Multi Clock design...Show more