Cadence System Design and Analysis • Bengaluru, Republic Of India, IN
Work on challenging DDR PHY IP & Testchip Physical Design from Netlist-to-GDS in tech nodes below 7nm.Take ownership of one or more physical design blocks includes all of, floorplan, CTS, PNR, QRC,...Show moreLast updated: 30+ days ago • Promoted