L&T Technology services is looking to hire for Design Verification Engineers for Lead Role.
Job Location : Bangalore
Experience : 7-10 Years
Job details are as below ::
Job Description DV Positions:
Define and implement IP/SoC verification plans, build verification test benches to enable IP/sub-stem/SoC level verification
Develop functional tests based on verification test plan
Drive Design Verification to closure based on defined verification metrics on test plan, functional and code coverage
Debug, root-cause and resolve functional failures in the design, partnering with the Design team
Qualifications and Skills for DV Positions:
Bachelor's or Masters degree in Computer Science, Electronics Engineering or equivalent practical experience
8/10+ of hands-on experience in StemVerilog/UVM methodology and/or C/C++ based verification
8/ 10+ experience in IP/sub-stem and/or SoC level verification based on StemVerilog UVM/OVM based methodologies
Experience in development of UVM based verification environments from scratch
Experience in architecting and implementing Design Verification infrastructure and executing the full verification cycle
Experience with verification of ARM/RISC-V based CPU sub-stems or SoCs
Experience with IP or integration verification along with expertise of protocols like AMBA, PCIe, DDR, USB, Ethernet
Experience in E tools and scripting (Python, TCL, Perl, Shell) used to build tools and flows for verification environments
Experience with revision control stems like Mercurial(Hg), Git or SVN
Design Verification Lead • Bengaluru, Karnataka, India
Verification of SOC RTL (This is a DV Req) : FW-HW co-verification at SOC level, good understanding of SOC boot flow, integration level verification.Development and verification of post-si validati... Show more
Build Something Extraordinary — Lead AMS Verification for World-Class High Voltage Power ICs.AC/DC controllers, isolated DC/DC converters, GaN-integrated power stages, and modules.Now, we're buildi... Show more
Tech in ECE/EEE or related field.We are looking for a passionate and experienced.The ideal candidate will have deep expertise in functional verification methodologies and will be responsible for ma... Show more
SoC/SS Lead Engineers : Experience in development of UVM based verification environments from scratch.Experience with Design verification of ta-center applications like Video, AI/ML and Networking ... Show more
RTL design and verification process for complex.The ideal candidate should have a strong technical background in.Lead the RTL design of complex digital systems, including.Lead the development of te... Show more
Must have hands-on experience coding in System Verilog/UVM.Experience developing testbenches for block level or IP level verification.Experience working on subsystem or SoC level would be helpful.C... Show more
L&T Technology services is looking to hire for Design Verification Engineers for Lead Role.Define and implement IP/SoC verification plans, build verification test benches to enable IP/sub-stem/SoC ... Show more
Technical Lead - Design Verification.We are seeking a highly skilled and experienced.Senior Design Verification Engineer.SoC/ASIC verification team in Bangalore.The ideal candidate will have a deep... Show more
L&T Technologies is looking to hire for SOC DV Lead role.Develop functional tests based on a verification test plan.Experience in Co simulation (RTL + Spice).Good understanding on Analog blocks.Exp... Show more
The HVP team in TI develops power solutions for a wide array of end-equipments, with several hundreds of volts of withstand capability.This team in TI offers one of the world's largest comprehensiv... Show more
ACL Digital is looking for \"Senior Design Verification Engineers\".Notice period: Immediate to 30 days.Location: Bangalore and Hyderabad.Must have good knowledge on the verification flows.Excellen... Show more
Lead Design Verification Engineer.We are looking for an experienced.IP/Sub-system/SoC level verification.The candidate will be responsible for driving end-to-end verification activities, defining v... Show more
