Design Engineer

Physical Verification Engineer

As a Physical Verification Engineer, you will play a leading role in the physical design domain for developing Onsemi’s cutting edge image sensor products. You will work on the physical verification (PV) flow and chip closure activities. You need to work closely with the cross-functional teams like physical / Analog design, PDK, IP, ESD and Packaging teams in chip closure and tape-out activities.

Experience / Requirements :

• BSEE required, MSEE preferred with 2-3 years of experience in physical verification.
• Expertise with industry standard CAD tools (preferably Calibre) with strong emphasis in physical verification and tape-out.
• Hands-on experience in layout and schematic entry using Cadence Virtuoso with good understanding in semiconductor device physics, models and technology scaling.
• Strong DRC / LVS debug experience
• Self-motivated, excellent communication and interpersonal skills.
• Programming skills in TCL / Perl / Skill will be a plus.

L1-LK1

Responsibilities :

In this role you will be responsible for the physical design specifically on physical verification and chip signoff. Some specific tasks include :

L1-LK1

BSEE required, MSEE preferred with 2-3 years of experience in physical verification.

L1-LK1