Principal Design Verification Engineer - CXL / PCIe
Mulya Technologiesmadurai, India18 hours ago
Job descriptionMinimum of 10years’ experience in supporting or developing complex SoC / silicon products for server, storage, and / or networking applications. Strong academic and technical background in Electrical Engineering or Computer Engineering (bachelor’s degree required, master’s preferred). Interpreting PCIe / CXL / Ethernet standard protocol specifications to develop and execute verification plans in simulation environments. Experience using Verification IPs from third-party vendors for PCIe / CXL, focusing on Gen3 or above. Ability to independently develop test plans and sequences in UVM to generate stimuli. Experience writing assertions, cover properties, and analyzing coverage data. Developing VIP abstraction layers for sequences to simplify and scale verification deployments. Expertise in verifying Physical Layer, Link Layer, and Transaction Layer of PCIe / CXL protocols, including compliance on PCIe / CXL EP / RC. Experience with buffering and queuing with QoS on complex NOC-based SoCs. Analyzing performance at the system level on switching fabrics.
Principal Design Verification Engineer - CXL / PCIe
Bangalore
About company
Top40 Semiconductor Organization in the world
We are seeking talented Design Verification Engineers with proven expertise in industry-standard protocols such as PCIe, Ethernet and CXL. You will play a key role in the functional verification of designs, from developing block-level and system-level verification plans to writing test sequences, executing tests, and collecting and closing coverage.
Responsibilities :
- Develop and execute block-level and system-level verification plans.
- Write and execute test sequences and collect and close coverage.
- Collaborate with RTL designers to debug failures and refine verification processes.
- Utilize coding and protocol expertise to contribute to functional verification.
- Develop user-controlled random constraints in transaction-based verification methodologies.
- Write assertions, cover properties, and analyze coverage data.
- Create VIP abstraction layers for sequences to simplify and scale verification deployments.
Basic Qualifications :
Required Experience :
Preferred Experience :
Contact : Uday
Mulya Technologies
Create a job alert for this search
Design Verification Engineer • madurai, India