Prior experience in IP verification of memory IP (DDR / HBM / GDDR) would be an added advantage.
Lead Design Engineer • Bengaluru, Karnataka, India