SoC Design Verification Lead

THE PERSON :

You have a passion for modern, complex processor architecture, digital design, and verification in general. You are a team player who has excellent communication skills and experience collaborating with other engineers located in different sites / timezones. You have strong analytical and problem-solving skills and are willing to learn and ready to take on problems.

KEY RESPONSIBILITIES :

• Collaborate with the Arch, Design, Functional DV, Emulation, Platform Debug, etc teams to understand Architecture and verification asks
• Ability to come with detailed testplan based on the Arch specs
• Good understanding and exposure to SoC design and architecture
• 10+ years of Design Verification experience with strong Verilog, System Verilog, C and UVM / OVM knowledge
• Candidate should be able to develop Testbench. Thorough understanding of verification environments including need, methodology, stimulus, checkers, scoreboards, coverage aspects. Developing functional coverage & assertions.
• Own the DV sign-off and ensure a bug free design
• Work with the post-silicon team on debug support and to help root-cause any failures
• Have worked on wireless protocol design verification
• Bringing up Testbench / SoC verification environment. Good understanding of SoC RESET / CLOCK flow
• Exposure to DEBUG concepts such as JTAG etc
• Comfortable with VCS / Verdi and excellent debug skills
• Logical in thinking and ability to gel we'll within a team
• Good communication skills
• Continuously drive methodology improvements to improve efficiency
• Mentor junior engineers to build a high performing team

PREFERRED EXPERIENCE :

Skills Required

Asic verification, Verilog, System Verilog, C