Senior Technical Staff Engineer - DFT

Are you looking for a unique opportunity to be a part of something great? Want to join a 17,000-member team that works on the technology that powers the world around us? Looking for an atmosphere of trust, empowerment, respect, diversity, and communication? How about an opportunity to own a piece of a multi-billion dollar (with a B!) global organization? We offer all that and more at Microchip Technology, Inc.

People come to work at Microchip because we help design the technology that runs the world. They stay because our culture supports their growth and stability. They are challenged and driven by an incredible array of products and solutions with unlimited career potential. Microchip’s nationally-recognized Leadership Passage Programs support career growth where we proudly enroll over a thousand people annually. We take pride in our commitment to employee development, values-based decision making, and strong sense of community, driven by our ; we affectionately refer to it as the and it’s won us countless awards for diversity and workplace excellence.

Our company is built by dedicated team players who love to challenge the status quo; we did not achieve record revenue and over without a great team dedicated to empowering innovation. People like you.

Visit our page to see what exciting opportunities and company await!

Job Description :

We are seeking a DFT (Design for Test) Architect & Implementation Engineer with expertise in designing and implementing DFT networks for SoC (System on Chip) devices with mixed ASIC and custom content . The ideal candidate will drive the DFT strategy , develop test methodologies , and work hands-on in integrating DFT features into the designs. This role requires deep knowledge of scan networks , scan insertion, boundary scan (JTAG), MBIST, ATPG, and fault coverage analysis .

Key Responsibilities :

DFT Architecture & Strategy :

• Define and develop DFT methodologies for ASIC designs to ensure high testability and fault coverage.
• Architect and implement scan, JTAG, and memory BIST (MBIST) .
• Optimize DFT strategy to balance test coverage, performance, and area constraints .

Hands-On Implementation :

Collaboration & Validation :

Requirements / Qualifications :

Preferred Qualifications :

Why Join Us?

Travel Time : 0% - 25%

To all recruitment agencies :