Perform Physical Verification for SoCs, cores, and block-level designs.
Run and debug DRC, LVS, ERC, Antenna, and DFM checks.
Collaborate with Physical Design (PNR) teams to resolve violations and achieve sign-off.
Ensure tape-out readiness by validating design rules and foundry requirements.
Work with CAD / methodology teams to enhance verification flows and automation.
If you have hands-on experience with tools like IC Validator, Calibre, or Pegasus, and are ready to work on advanced technology nodes (5nm / 7nm / 10nm) — we’d love to connect!
📩 Drop your resume at himabindu.jeevarathnam@acldigital.com
Location : Bangalore
Experience : 2+ years
Notice Period : 15 Days / Immediate
#Hiring #VLSI #PhysicalVerification #ASICDesign #Semiconductors #Jobs #VLSICareers #PhysicalDesign
Physical Verification • Jamnagar, IN