Job Location: Hyderabad
Employment Type: Fulltime
Experience: 4 to 6 years
Accountable for innovative DFT implementation(Scan, MBIST, LBIST & Boundary Scan) at the RTL and Gate level for a given SOC at Hard macro and chip top level.
- Generate and validate ATPG patterns using simulations.
- Shall Validate the DFT implementation using RTL and Gate level simulation.
- Work with Multi-functional Teams on STA, Synthesis, LEC, CLP, verification & Validation.
- Must have experience with Siemens, Synopsys and/or Cadence Cad tools.
- Shall have experience in coding with Verilog, VHDL, C/C++, TCL, Perl and or Python
DFT Engineer • Hyderabad / Secunderabad, Telangana
Electronics and Electrical Engineering from an institute of repute.Analog and SERDES IP Circuit Design.The candidate should have relevant experience in following Analog IPs like GPIO, RCOMP, ADC, D... Show more
Job Title: RTL Design Engineers.Loctaion: Hyderabad /Bangalore.Top-level (SOC) level basic industry standard Arch knowledge.SoC & IP level Integration knowledge.IORING and Phys & GPIOs basic functi... Show more
About the Job We are changing the way people think about customer care—and we need your help! We're seeking a Workforce Manager to lead and supervise all activities related to the Workforce team fo... Show more
Position: RTL Design Engineer Experience: 5 - 8 Years Qualifications: BE/Btech in ECE/EEE Responsibilities - The candidate should have strong RTL design experience.Strong design experience in Ether... Show more
