At TechBiz Global, we are providing recruitment service to our TOP clients from our portfolio. We are currently seeking a Coherency Verification Engineer to join one of our clients' teams. If you're looking for an exciting opportunity to grow in a innovative environment, this could be the perfect fit for you.
Responsibilities:
Verify complex digital designs at RTL level according to architecture and design specifications.
Develop and maintain verification environments using SystemVerilog and UVM.
Create, execute, and debug test plans for block-level, subsystem-level, and top-level verification.
Work on the verification of coherent systems, including cache-related functionality and interconnect behavior.
Validate designs involving CHI protocol, cache structures, coherency mechanisms, and system-level interactions.
Run and manage simulations, regressions, and debug failures using industry-standard verification tools.
Apply both formal and dynamic verification methodologies to identify design issues early.
Use scripting languages such as Python, Perl, Bash, or TCL to automate verification flows and regression processes.
Collaborate closely with architecture, design, and verification teams to analyze specifications, clarify requirements, and resolve issues.
Track, document, and communicate verification progress, bugs, coverage status, and technical risks.
Contribute to continuous improvement of verification methodology, tools, and best practices.
Master or PhD
English C1
Industrial experience +8 years
Proficiency in SystemVerilog and UVM
Knowledge of scripting languages (Python, Perl, Bash, TCL) and regression tools
Experience with simulation and simulation tools
Knowledge of revision control methodology and tools (git, svn)
Experience in block level and sub-system or top level verification
Experience with formal and dynamic verification
Strong problem-solving skills and attention to detail
Excellent communication and teamwork abilities
Knowledge of the CHI protocol
Understanding of caches' structure and parameters
Experience in verification of coherent systems
Coherency Verification Engineer • Bangalore, KA, IN
Job Details:Job Description:The Client Engineering Group is looking for a highly motivated Pre-Si SoC Verification Engineer to join the graphics instead die frontend design and verification team fo... Show more
IP Verification Engineer – UVM verification.Job Description:System Verilog based UVM Functional verification, Behavioral modelling of functional blocks.System level performance verification, traffi... Show more
Hi All, ACL Digital is looking for "Senior Design Verification Engineers" Exp Level: 4+ years Notice period: Immediate to 30 days Location: Bangalore and Hyderabad Job Description: Must have good k... Show more
Responsible for developing and executing formal verification strategies for IP and SoC blocks.Write and prove assertions using SystemVerilog Assertions (SVA) or PSL.Use tools like JasperGold, VC Fo... Show more
Develop UVM-based verification environments for NoC/IP blocks such as FlexNoC, GNOC, or custom NoC fabrics.Define and implement test plans, coverage models, scoreboards, monitors, and checkers for ... Show more
Lead Functional Verification Engineer.Lead verification activities for complex CPU cores, memory subsystems, and high-speed PCIe IPs.Define verification strategy, test plan, and coverage goals base... Show more
