Talent.com
This job offer is not available in your country.
Synthesis and Static Timing Analysis - Staff Design Engineer / Design Manager

Synthesis and Static Timing Analysis - Staff Design Engineer / Design Manager

Eteros TechnologiesBengaluru, Karnataka, India
19 hours ago
Job description

Company : Eteros Technologies India Private Limited

Eteros Technologies, Inc. is a Semiconductor Engineering services startup, head quartered in the heart of the Silicon Valley, San Jose, CA, USA. Eteros Technologies India Pvt Ltd is a wholly owned subsidiary offices in Bangalore, Noida, Hyderabad and Ahmedabad

  • Our world-wide customers are amongst The Who's who in the semiconductor industry. Eteros works not only with some of the top 20 semiconductor startups in the world but boasts of customers who are among the most respected publicly traded semiconductor companies.
  • Eteros engineers work on cutting edge technology nodes while working on the state-of-the art designs in the AI / ML, Datacenter, Automotive and 5G domains. Eteros engineers work with some of the brightest, innovative and successful engineers and leaders around the world. A one-of-a-kind opportunity where young Eteros engineers showcase their ability and experience world-wide from day 1 while learning from some of the world's most well-respected companies.
  • We are not your traditional design services company offering staff augmentation. Eteros engineers are treated as an integral part of the customer team and routinely are responsible for turnkey, end-to-end ownership and delivery, whether it is Implementation, Digital and Mixed Signal Verification, DFT or Analog Design and Layout. Eteros and our engineers work closely with our customers to define and set methodologies and design flows.
  • Eteros invests in our engineers. Our engineers are continuously learning, on and off the job. They are able to grow the breadth and depth of knowledge. We believe in preparing our employees for the fast-track in career development as well as longevity

Job Title / Role : Synthesis and Static Timing Analysis - Staff Design Engineer / Design Manager

Location : Bangalore / Hyderabad / Ahmedabad / Noida

Experience Level : 6+ Years

Industry : Semiconductors

Employment Type : Full-time

Job Functions : Engineering

Summary

Join a development team and lead the synthesis, static timing and DFT efforts for an advanced mixed signal chip for a high-profile Silicon Valley startup.

In this highly visible role, as part of a highly talented team you will be at the heart of the Soc design effort interfacing with all disciplines with critical impact in getting functional products to of customers quickly. As a Sr, ASIC STA Engineer, you will be a part of the SOC digital design team responsible for providing integrated solutions into a growth industry

Key Qualifications

The position requires thorough knowledge of the ASIC design timing closure flow and methodology.

  • BTech / MTech / PhD with at least 6+ years hands-on experience in ASIC timing constraints generation and timing closure.
  • Expertise in STA tools (Tempus and Primetime) and methodologies for timing closure with a good understanding of OCV, noise and crosstalk effects on timing.
  • Familiarity with all aspects of timing closure of high-performance, mixed-signal SoCs in advanced finFET technology nodes, preferably 7nm.
  • Knowledge of timing corners / modes and process variations.
  • Knowledge of low-power techniques including clock gating, power gating and millivoltage designs. Proficient in scripting languages (Tcl and Perl).
  • ECO timing flow
  • Strong communication skills are a pre-requisite as the candidate will interface with a lot of different groups (e.g. digital design, verification, DFT, physical design, etc.).
  • Familiarity with RTL, synthesis, logic equivalence, DFT, floor-planning, and backend related methodology and tools.
  • Must be able to solve complex problems and independently drive tasks to completion in a timely manner.
  • Be able to work under limited supervision and take complete accountability.
  • Responsibilities Include

  • Full chip and block level timing closure ownership throughout the entire project cycle (RTL, synthesis, and physical implementation).
  • Develop and maintain methodology and flows related to timing verification and closure.
  • Generation of block and full chip timing constraints.
  • Analyze timing reports and utilize scripting techniques to develop insights and drive rapid Eteros Technologies, Inc. Confidential Sep 2020 timing closure.
  • Support digital chip integration work and flows
  • What's in it for you

  • Work on leading edge technologies
  • An opportunity for career development and growth
  • Competitive compensation
  • Medical Benefits and more
  • Create a job alert for this search

    Staff • Bengaluru, Karnataka, India

    Related jobs
    • Promoted
    STA(Static Timing Analysis) Engineer

    STA(Static Timing Analysis) Engineer

    ConfidentialBengaluru / Bangalore, India
    As an STA Engineer, you will be responsible for timing closure and verification of complex ASIC or SoC designs.You will work closely with cross-functional teams including physical design, logic des...Show moreLast updated: 21 days ago
    • Promoted
    Static Timing Analysis (STA / PD) Engineers

    Static Timing Analysis (STA / PD) Engineers

    L&T Technology ServicesBengaluru, Karnataka, India
    LTTS is looking for STA engineers with 5+ Years of experience, Detailed JD is mentioned below : : .Good knowledge of timing closure knowledge for high frequency timing, congestion, and area sensitive...Show moreLast updated: 30+ days ago
    • Promoted
    Analog Design Manager - Sigma Delta (ADC / DAC)

    Analog Design Manager - Sigma Delta (ADC / DAC)

    Texas InstrumentsBengaluru, Karnataka, India
    Designers bring semiconductors to life by defining, developing and / or modifying analog and mixed signal electronic parts, components, or integrated circuitry. They work with other designers and the ...Show moreLast updated: 30+ days ago
    • Promoted
    Lead STA & Synthesis Design Engineer

    Lead STA & Synthesis Design Engineer

    Cadence System Design and AnalysisBengaluru, Karnataka, India
    Work on challenging DDR PHY IP & Testchip Physical Design from Netlist-to-GDS in tech nodes below 7nm.Take ownership of one or more physical design blocks includes all of, floorplan, CTS, PNR, QRC,...Show moreLast updated: 30+ days ago
    • Promoted
    ARM Design Verification Lead

    ARM Design Verification Lead

    L&T Technology Serviceshosur, tamil nadu, in
    You should be a verification engineer with a knowledge of SoC integration verification, SoC scenario verification, SoC performance verification, CHI / PCIe / CXL, DDRx / LPDDRx integration verification i...Show moreLast updated: 30+ days ago
    • Promoted
    Analog Design, Sr Staff Engineer

    Analog Design, Sr Staff Engineer

    ConfidentialBengaluru / Bangalore
    BTech / MTech in Electrical Engineering or a related field.IO designs in advanced technologies.Proficiency in analog design fundamentals and device physics. Expertise in high-speed IO designs for memo...Show moreLast updated: 30+ days ago
    • Promoted
    Principal SoC Design Verification Methodology Engineer

    Principal SoC Design Verification Methodology Engineer

    Mulya Technologieshosur, tamil nadu, in
    Principal Gen AI based SoC Design Verification Methodology Engineer.We are a US based Stealth mode Start-up.Hyderabad / Bangalore / Remote ( any where in India ). We unify the processes used in Semi...Show moreLast updated: 5 days ago
    • Promoted
    Staff Analog Design Engineer

    Staff Analog Design Engineer

    ConfidentialBengaluru / Bangalore
    Collaborate with cross-functional teams to develop and implement layout designs for analog and mixed-signal (A&MS) integrated circuits in PLL and other IP. Create and optimize layout designs using i...Show moreLast updated: 30+ days ago
    • Promoted
    • New!
    [Apply Now] Lead STA & Synthesis Design Engineer

    [Apply Now] Lead STA & Synthesis Design Engineer

    Cadence System Design and AnalysisBengaluru, Karnataka, India
    BE / Btech EXp- 5- 12 Yrs Work on challenging DDR PHY IP & Testchip Physical Design from Netlist-to-GDS in tech nodes below 7nm. Take ownership of one or more physical design blocks includes all of...Show moreLast updated: 2 hours ago
    • Promoted
    Analog Design, Staff Engineer

    Analog Design, Staff Engineer

    ConfidentialBengaluru / Bangalore
    Skills / Experience : MTech+3years / BTech+5years.Knowledge of CMOS processes and issues in deep submicron process technologies. CMOS circuit design and layout methodology & flow; basic understanding o...Show moreLast updated: 30+ days ago
    • Promoted
    STA Engineers

    STA Engineers

    LeadSoc Technologies Pvt LtdBengaluru, Karnataka, India
    Static Timing Analysis (STA) Engineer.The Static Timing Analysis (STA) Engineer will own the timing sign-off and closure for complex integrated circuits (ICs) and / or System-on-Chips (SoCs).This rol...Show moreLast updated: 11 days ago
    • Promoted
    Staff / Sr Staff SystemC Modeling Engineer (Virtual Prototyping)

    Staff / Sr Staff SystemC Modeling Engineer (Virtual Prototyping)

    Synopsys Inchosur, tamil nadu, in
    You will be part of an excellent development team in System Level Design space involved in creation of Virtual Prototypes (simulation models) for SoCs / MCUs / ECUs and bring up of Linux / Android / AutoSa...Show moreLast updated: 30+ days ago
    • Promoted
    STA / Timing Methodology Sr Staff Engineer

    STA / Timing Methodology Sr Staff Engineer

    ConfidentialBengaluru / Bangalore
    Thorough knowledge of the ASIC design cycle and timing closure flow and methodology.Expertise in STA tools (any of Primetime, Tempus, Tweaker) and flow. Strong understanding of advanced STA concepts...Show moreLast updated: 30+ days ago
    • Promoted
    STA(Static Timing Analysis) Engineer

    STA(Static Timing Analysis) Engineer

    Capgemini EngineeringBengaluru, Karnataka, India
    As an STA Engineer, you will be responsible for timing closure and verification of complex ASIC or SoC designs.You will work closely with cross-functional teams including physical design, logic des...Show moreLast updated: 30+ days ago
    • Promoted
    Senior / Lead STA engineer

    Senior / Lead STA engineer

    ACL DigitalBengaluru, Karnataka, India
    We’re Hiring : STA Engineer | 5–15 Years Experience | Bangalore.Senior Static Timing Analysis (STA) Engineers.If you’re an STA expert who thrives in fast-paced, technically challenging environments,...Show moreLast updated: 30+ days ago
    • Promoted
    Tenstorrent - Senior / Staff STA Engineer

    Tenstorrent - Senior / Staff STA Engineer

    TenstorrentBangalore
    Position : Senior / Staff STA Engineer Experience : 5+ Years Location : Bangalore (On-site) Show moreLast updated: 22 days ago
    • Promoted
    Static Timing Analysis (STA) Engineer

    Static Timing Analysis (STA) Engineer

    LeadSoc Technologies Pvt LtdBengaluru, Karnataka, India
    Static Timing Analysis (STA) Engineer Job Description.The Static Timing Analysis (STA) Engineer will own the timing sign-off and closure for complex integrated circuits (ICs) and / or System-on-Chips...Show moreLast updated: 15 days ago
    • Promoted
    Senior / Staff STA Engineer

    Senior / Staff STA Engineer

    TenstorrentBengaluru, Karnataka, India
    Tenstorrent is looking for a skilled and detail-oriented Static Timing Analysis (STA) Engineer to help us deliver first-pass silicon success for our cutting-edge AI and RISC-V SoCs.In this role, yo...Show moreLast updated: 30+ days ago
    • Promoted
    STA Synthesis Engineer

    STA Synthesis Engineer

    L&T Technology ServicesBengaluru, Karnataka, India
    L&T Technology is looking to hire for STA Engineers.JD For STA Engineer-6+ ’ experience.Good knowledge of timing closure knowledge for high frequency timing, congestion, and area sensitive designs....Show moreLast updated: 30+ days ago
    • Promoted
    STA PD Engineers (Physical Design)

    STA PD Engineers (Physical Design)

    L&T Technology ServicesBengaluru, Karnataka, India
    L&T Technology is hiring for STA Engineers / Physical Design Engineers with 4-8 years of experience.Good knowledge of timing closure knowledge for high frequency timing, congestion, and area sensit...Show moreLast updated: 30+ days ago