Senior RTL Design Engineer
ACL Digitalbengaluru, assam, inNotice Period: 15 days to 30 Days.Experience in Low power RTL design, microarchitecture, synthesis, timing closure, Low power estimation.Should be proficient in Verilog.Should have experience in op... Show more