This job offer is not available in your country.
Design Verification Engineer - UVM / System Verilog
Coders Brain Technology Private LimitedBangalore30+ days ago
Job descriptionProficiency in SystemVerilog (SV), UVM, assertions, and coverage-driven verification Strong experience in Fabric / NOC / Interconnect block verification Knowledge of AMBA suite protocols (AXI / ACE), PCIe, CXL, interrupt handling, and power management Experience in coherent traffic verification Strong problem-solving and debugging skills Excellent communication and teamwork abilities Ability to work independently and deliver high-quality verification
About the Role :
We are seeking an experienced Design Verification Engineer to join our team and work on the verification of complex IP or subsystem blocks. The ideal candidate should have strong expertise in SystemVerilog, UVM methodology, and verification of high-performance interconnects and protocols.
Key Responsibilities :
- Execute IP or subsystem verification of complex design blocks
- Develop verification plans, environments, and testbenches using SystemVerilog and UVM
- Perform functional verification and ensure robust coverage metrics
- Debug and resolve verification issues efficiently
- Collaborate with design teams for seamless integration and verification closure
Required Skills :
Good to Have :
Who Were Looking For :
(ref : hirist.tech)
Create a job alert for this search
Design Verification Engineer • Bangalore