Senior Analog Director- PCIe-Gen7, UCIe

Technology Expert, PCIe 7.0 & UCIe ( Senior Director level / Director )

www.omnidesigntech.com

Location : Bengaluru / Hyderabad

www.omnidesigntech.com

Location- Bangalore

About Omni Design Technologies

Omni Design Technologies is a leading provider of high-performance, ultra-low power IP cores, from 28nm down through advanced FinFET nodes, which enable differentiated system-on-chip (SoC), in applications ranging from 5G, wireline and optical communications, LiDAR, radar, automotive networking, AI, image sensors, and the internet-of-things (IoT).

Our data converter (ADC and DAC) IP cores range from 6-bit to 14-bit resolution and from a few MSPS to more than 100 GSPS sampling rates. Omni Design, founded in 2015 by semiconductor industry veterans, has an excellent track record of innovation and collaboration with customers to enable their success. The company is headquartered in Milpitas, California with additional design centers in Fort Collins-Colorado, Bangalore-India, Hyderabad-India, Dublin-Ireland, Boston-Massachusetts.

Job Summary : Principal SerDes Technology Expert

We are seeking a highly motivated and experienced Principal SerDes Technology Expert to lead the development of next-generation connectivity solutions. Your journey will begin by spearheading the design and optimization of high-performance Active Electrical Cables (AECs), enhancing electrical integrity and signal quality across demanding link budgets. Building on this foundation, you will architect and implement SerDes technology tailored for PCIe 7.0, tackling challenges such as lane equalization, jitter tolerance, and power efficiency. Finally, your work will expand into integrating cutting-edge optical interconnects and optocouplers, driving innovations in retimer technologies and hybrid signaling frameworks.

This role directly impacts the performance and reliability of AI and cloud infrastructure—empowering massive data throughput, energy-efficient links, and scalable system architectures.

Responsibilities :

Lead the architecture and design of high-speed SerDes for PCIe 7.0, targeting data rates of 128 GT / s and beyond.

Spearhead the development and integration of advanced optical interconnects and retimer solutions within our Smart Cable Modules™.

Define and specify the requirements for mixed-signal SerDes PHYs, including transmitter (TX), receiver (RX), and clock and data recovery (CDR) circuits.

Conduct in-depth analysis and simulation of high-speed channel performance, including signal integrity (SI) and power integrity (PI).

Collaborate with cross-functional teams, including hardware design, firmware, and system validation, to ensure successful product development and bring-up.

Stay at the forefront of industry standards and emerging technologies, particularly related to PCIe, CXL, and high-speed optical interconnects.

Mentor junior engineers and provide technical leadership across the organization.

Work closely with partners and vendors to evaluate and select key components.

Qualifications :

Required Qualifications :

Bachelor's degree in Electrical Engineering, Computer Engineering, or a related field.

15-25 years years of experience in high-speed SerDes design and development.

Proven expertise in PCIe protocols, with direct experience in PCIe 4.0 / 5.0 / 6.0 design and a strong understanding of the upcoming PCIe 7.0 specification.

In-depth knowledge of mixed-signal design, including experience with PAM4 signaling, equalization techniques (e.g., FFE, DFE), and clocking architectures.

Hands-on experience with high-speed test and measurement equipment (e.g., oscilloscopes, BERTs, VNAs).

Strong understanding of signal integrity principles and experience with simulation tools (e.g., HSPICE, ADS, Ansys).

Preferred Qualifications :

Master's or Ph.D. in a relevant technical field.

Experience with the design and integration of optical interconnects, silicon photonics, or high-speed optoelectronics.

Familiarity with the design of retimers and their application in Active Electrical Cables.

Experience with high-level modeling of SerDes links using tools like MATLAB or Python.

Knowledge of other high-speed protocols such as Ethernet, CXL, or NVLink.

A track record of leading complex projects from concept to production.

Excellent communication and interpersonal skills.

We are seeking a highly skilled and experienced IP Design Engineer to join our team,

focusing on the design, development, and validation of cutting-edge high-speed

interface Intellectual Property (IP). The ideal candidate will have a strong background in

complex digital and mixed-signal design, with a particular emphasis on interfaces such

as UCIe, Die-to-Die (D2D), and various memory PHYs (DDR / LPDDR). Expertise in

advanced clocking architectures including PLLs and DLLs is also essential.

This role involves contributing to the full IP development lifecycle, from architectural

definition and RTL design to silicon validation and post-silicon support, ensuring first-

pass silicon success for critical products that enable next-generation data center

interconnects.

Key Responsibilities :

• Design & Development : Architect, design, and implement high-speed interface

IPs, including UCIe, D2D, DDR, and LPDDR PHYs. Contribute to the development

of high-speed SerDes IP transceivers supporting rates like 100G PAM4 (106.25

Gbps), 50G PAM4 (53.125 Gbps), and 25G NRZ (26.5625 Gbps) for applications

such as PCIe, Ethernet, and data center interconnects.

Locked Loop) circuits for high-speed clock generation and synchronization,

ensuring low jitter and high accuracy. This includes experience with

Fractional / Spread-spectrum / Integer Frequency synthesizers, LC VCOs, Multi-

Modulus Dividers, Charge Pumps, LPFs, LDO regulators, and BGRs.

architectural definition, specification development, RTL coding, synthesis, static

timing analysis (STA), and collaborating on physical design activities (GDSII).

debug complex design issues, and lead pre-silicon and post-silicon validation

efforts, including silicon bring-up and characterization

deep in-cable diagnostics (e.g., eye metric readout, PRBS bit error rate, loopback

modes), fleet management, and security for robust interconnect solutions.

mixed-signal blocks within the PHYs, addressing complex integration challenges

and optimizing for performance, power, and area (PPA).

guidelines, and application notes for IP blocks.

the development cycle, including silicon debugging and fault isolation.

JEDEC for DDR / LPDDR, QSFP-DD / OSFP mechanical and common management

interface specifications) and customer requirements.

and optimizing for lower power consumption in high-speed interconnect

solutions.

Required Qualifications :

or a related field.3

semiconductor industry. (Adjust X based on Senior / Principal level).

PHY, or LPDDR PHY.

including various types of frequency synthesizers and clock generation circuits.

silicon validation.

for high-speed designs, especially for PAM4 and NRZ signaling over copper

cables.

security, unauthorized access prevention), and non-disruptive firmware updates

for high-speed modules.

functional teams.

Contact : Uday

Mulya Technologies

muday_bhaskar@yahoo.com

"Mining The Knowledge Community"