Summary : Own end-to-end RTL design for complex SoC or large subsystem blocks, from micro-architecture through tapeout and silicon bring-up.
Responsibilities :
- Define micro-architecture from specs;
write high-quality synthesizable SystemVerilog / Verilog RTL for SoC-level or large subsystems.
Own design bring-up, block / subsystem integration, and close on timing, power, and area with synthesis and PnR teams.Drive design reviews, close bugs, and support silicon validation and post-silicon debug.Collaborate with DV to define test plans, assertions, and coverage goals;support emulation / FPGA only as a secondary validation aid (not counted toward the 10 years).
Must-have qualifications :10+ years of hands-on ASIC RTL development experience (FPGA work does not count toward the 10 years).Multiple production ASIC tapeouts owning significant SoC or subsystem functionality (e.G., interconnects, coherency, memory subsystem, high-speed I / O, security, or power-management islands).Strong SystemVerilog / Verilog RTL and micro-architecture skills, including clock / reset design, low-power techniques (UPF / retention / isolation), and AMBA / standard bus protocols (AXI / ACE / AHB / APB).Proven collaboration with physical design on synthesis constraints, timing closure, DFT hooks, and ECOs.Proven silicon bring-up experience for owned blocks / subsystems.Nice to have :
Exposure to coherency protocols, cache / memory controllers, DDR / PCIe subsystems, security / crypto blocks.SVA for design-level assertions, performance modeling, or power / perf analysis skills.Scripting for design productivity (Tcl / Python), used in service of hands-on RTL work.