We are now looking for a ASIC Design Engineer - Hardware. As a member of our ASIC backend/timing team, you'll be working on product designs, focusing on such tasks as clocks, timing convergence, chip layout planning, design optimization and automation of work flows. Specifically you'll be focusing on full chip layout planning (partitioning, planning clock distribution and other structures, methodology), full chip timing closure signoff (using tools such as Synopsys Primetime, Cadence Tempus etc.), design optimization, and gate-level design of high-speed logic. In this role you will also interface with architecture, rtl design, layout implementation, methodology and custom design teams to drive design implementation, timing analysis/closure all the way from micro-architecture to tape-out.
What you'll be doing:
Develop and enhance timing analysis/signoff work flow from frontend (pre-layout) to backend (post-layout) at both chip and block level.
Chip level Integration, physically partitioning and floor planning.
Develop custom timing scripts using tcl/primetime for clock skew analysis, special circuits such as clock dividers, core logic <-> IO macros interfaces such as PCI-E, Frame-Buffer/Memory, HDMI, etc.
Design optimization and timing convergence related tasks.
Development of PD work flows.
What we need to see:
BS or MS in Electrical Engineering or Computer Science, or equivalent experience.
3+ years of relevant ASIC design experience ideally with a focus in timing.
Good problem-solving skills and ability to work with cross functional teams solving tough physical design problems is essential.
NVIDIA is widely considered to be one of the technology world’s most desirable employers. We have some of the most brilliant and talented people on the planet working for us. If you're creative and autonomous, we want to hear from you!
ASIC Design Engineer - Hardware • Hyderabad, India
Develop FPGA designs using hardware description languages (HDLs) such as VHDL or Verilog.Implement and optimize complex digital logic circuits for high-performance applications.Perform synthesis, p... Show more
Develop FPGA designs using hardware description languages (HDLs) such as VHDL or Verilog.Implement and optimize complex digital logic circuits for high-performance applications.Perform synthesis, p... Show more
Required skill for the Job: - Basic STA knowledge along with tools like Vivado.Experience on FPGA platforms like AMD(XILINX)/Altera.Expertise in digital hardware designing using Verilog on large A... Show more
Job Title: RTL Design Engineers.You'll debug simulation failures, implement ECOs, and support gate-level simulations.Collaborate with cross-functional teams (SW, DV, Physical Design) to achieve tap... Show more
Semiconductor / Electronics / Embedded Systems.We are looking for a highly skilled and experienced.The ideal candidate will lead the design, implementation, verification, and validation of FPGA-bas... Show more
Lead the verification of DDR memory controller and PHY designs, ensuring compliance with DDR standards such as DDR3, DDR4, DDR5, and other memory interface protocols.Develop and implement scalable,... Show more
Design Engineer - PPRTL / Prime Power.Experience in ASIC design flow and EDA tools experience such as PPRTL, PowerArtist and PrimePower or other power analysis/simulation tools.Analyze design metri... Show more
Job Title: RTL Design Engineers.You'll debug simulation failures, implement ECOs, and support gate-level simulations.Collaborate with cross-functional teams (SW, DV, Physical Design) to achieve tap... Show more
The candidate should have strong RTL design experience.Strong design experience in Ethernet IPs or Ethernet protocol domain.Knowledge in Verilog/VHDL languages.Scripting languages: TCL/Perl/Python ... Show more
RTL Design Engineer (SDC Constraints).We are looking for a highly skilled Senior RTL ASIC Design Engineer with strong hands-on experience in SDC Constraints.The ideal candidate will have deep exper... Show more
