Role Overview
We are seeking an experienced STA + Synthesis Engineer with strong hands-on skills in Cadence Tempus for timing analysis and closure on complex SoC / ASIC designs. The candidate should have strong knowledge of constraints, synthesis flows, and timing debug.
Key Responsibilities
Required Skills
Test Automation Engineer • Bengaluru, Karnataka, India