Design Verification Engineer

#Urgent_Opening_for_Canvendor

#Hiring : DV Engineer (4-10 Years Experience) |Bangalore| Immediate Joiners Preferred

Location : Chennai, India

Experience : 4-10 Years

Notice period : Immediate to 30days

Mandatory : IP / SS verification of complex blocks (CPU SS), Fabric / NOC / Interconnect blocks, AMBA, SV, UVM

#Key_Requirements : IP Verification

• Experience in executing IP / SS verification of complex blocks (CPU SS)
• Strong experience in verifying Fabric / NOC / Interconnect blocks.
• Knowledge of protocols such as AMBA suite (AXI-44 / AHB), PCIe (preferably Gen5, Gen6), CXL, DDR, interrupt handling, and power management.
• Excellent in System Verilog (SV), Universal Verification Methodology (UVM), test bench component development (BFM, Scoreboard, Checkers, Monitors), assertions, testbenches, test plans, and coverage & assertions
• Excellent debugging skills
• Scripting knowledge like Python, Perl etc.

SOC Verification

If interested kindly share your updated CV to anushab@canvendor.com