Rtl Design Engineer

We’re hiring an RTL Design Lead who can own front-end SoC architecture, guide technical direction, and drive RTL execution from spec to handoff. You’ll lead micro-architecture definition, ensure clean and efficient RTL, and collaborate across DV, PD, DFT, and architecture teams to deliver high-quality silicon.

Job Description :

Lead RTL design and micro-architecture for complex SoC / IP blocks, ensuring PPA-optimized and synthesizable SystemVerilog / Verilog RTL.

Drive IP integration, synthesis readiness, and design closure using LINT, CDC / RDC, SDC, and low-power (UPF / CPF) methodologies.

Collaborate with DV, PD, DFT, analog, and architecture teams to resolve design, timing, and integration issues across the full front-end flow.

Guide junior engineers through reviews, architectural decisions, and best-practice RTL processes while ensuring clean handoff to downstream teams.

For engineers who want full ownership of RTL design and the opportunity to guide SoC projects from architecture to tapeout, this position offers real influence.

Cheers,

Karthik Kumar

karthik.adasu@proxelera.com