Talent.com
Lead Low Power Physical Design Engineer
Lead Low Power Physical Design EngineerConfidential • Bengaluru / Bangalore, India
Lead Low Power Physical Design Engineer

Lead Low Power Physical Design Engineer

Confidential • Bengaluru / Bangalore, India
10 days ago
Job description

WHAT YOU DO AT AMD CHANGES EVERYTHING

At AMD, our mission is to build great products that accelerate next-generation computing experiences—from AI and data centers, to PCs, gaming and embedded systems. Grounded in a culture of innovation and collaboration, we believe real progress comes from bold ideas, human ingenuity and a shared passion to create something extraordinary. When you join AMD, you'll discover the real differentiator is our culture. We push the limits of innovation to solve the world's most important challenges—striving for execution excellence, while being direct, humble, collaborative, and inclusive of diverse perspectives. Join us as we shape the future of AI and beyond. Together, we advance your career.

Physical Design (Low Power) Technologist

Overview

WHAT YOU DO AT AMD CHANGES EVERYTHING

We care deeply about transforming lives with AMD technology to enrich our industry, our communities, and the world. Our mission is to build great products that accelerate next-generation computing experiences - the building blocks for the data center, artificial intelligence, PCs, gaming and embedded. Underpinning our mission is the AMD culture. We push the limits of innovation to solve the world's most important challenges. We strive for execution excellence while being direct, humble, collaborative, and inclusive of diverse perspectives.

AMD together we advance_

Responsibilities

Physical Design (Low Power) Technologist

The Role

As a member of the Strategic Silicon Solution Group Full Chip Physical Design team, you will help bring to life cutting-edge designs. You will work closely with the Full Chip / Subsystem Floorplan / Netlist, Tile / Block / Partition level Physical Design, Full Chip Static Timing Analysis and Constraints teams, to achieve first pass silicon success.

The Person

  • This person will be working on Full chip / Sub-system level Physical Design, Timing Analysis, Synthesis, Logical equivalence, Physical Verification, Power design / implementation / signoff, and will act as a mentor / coach / guide to Design Engineers. Will work very closely with Fellows, Principal Engineers, Architects, Technology / CAD teams and collaborate with cross functional worldwide teams. The candidate should be highly accurate and detail-oriented, possessing good communication and problem-solving skills. Should have hands on Physical Design experience and must have handled RTL to GDS II at Top level or Hierarchical top level for at least few tape outs. Must have led physical design team / s in the capacity of technical lead or as a go to person.

Key Responsiblities

  • Physical design and timing methodology development on a particular node as well as for a specific SOC
  • Automation to improve design PPA (Power, Performance, Area) and ensure a high-quality design environment for an SOC
  • Full chip level Die size estimation, Floor-planning, Power planning, IO planning, package compatibility, IO ring creation and ESD analysis
  • Full chip Hierarchical planning, block planning , block level constraints, hierarchical clock tree implementation, block integration and chip finishing.
  • Low power design with power estimation / optimization including clock gating, power gating, power switch implementation and other low power techniques to reduce total power consumption.
  • Full chip / Sub-system / Partition level Synthesis, Logic equivalence, implementation of low power UPF / CPF
  • Full chip / sub-system level constraints, MMMC & cross talk aware timing closure with latest OCV based analysis
  • RTL2GDSII design implementation and flow debug top down or bottoms up at chip level
  • PPA (Power, Performance, Area and Schedule) closure and flow development for key IPs like CPU, Graphics, Multimedia, Fabric cores and / or other critical sub-systems
  • Low Power signoff like Static and Dynamic power analysis at top level and / or sub-system level
  • Full chip / sub system level Clock tree synthesis and advanced clock tree implementation.
  • Top level ECO strategy for RTL, pre-physical and post-route implementation considering timing, congestion and logic equivalence
  • Hands-on in reference flows, excellent debugging skills.
  • Maintain and update technology collaterals
  • Experience in 5nm & below technologies.
  • Preferred Experience

  • 10-15 years of relevant work experience.
  • Expertise in ICC2 / FC (Fusion Compiler) and / or Innovus - Physical Design flows / methodologies or equivalent tools.
  • Expertise in Signoff tools like Primetime for Timing, Calibre for DRC / LVS, Ansys Redhawk on EMIR, PT-PX for Power signoff
  • Should have worked as a go to person or technical lead for at least few full chip projects.
  • Strong technical leadership and ability to mentor / guide / coach design engineers to achieve and deliver project goals.
  • Strong inter-personal skills and ability to collaborate with teams spread across multiple geos.
  • Should have good scripting experience in Shell, Python, Perl, TCL, UNIX along with decode / debug old existing scripts.
  • Academic Credentials

  • Bachelors or Master's degree in Computer / Electronics / Electrical Engineering
  • Benefits offered are described : AMD benefits at a glance.

    AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and / or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law. We encourage applications from all qualified candidates and will accommodate applicants' needs under the respective laws throughout all stages of the recruitment and selection process.

    Skills Required

    Unix, primetime, Synthesis, Physical Verification, low power design, Perl, Physical Design, Timing Analysis, Clock Tree Synthesis, Static Timing Analysis, Python, Tcl

    Create a job alert for this search

    Lead Design Engineer • Bengaluru / Bangalore, India

    Related jobs
    Physical Design Lead

    Physical Design Lead

    L&T Technology Services • Bengaluru, Karnataka, India
    Hello Folks, we at LTTS are looking for Physical design Lead role with 8+ years of experience.Deatiled JD is below as mentioned. Candidates with PnR – 8+ ’ experience.IP / Block level PnR activities f...Show more
    Last updated: 30+ days ago • Promoted
    Physical Design Engineer

    Physical Design Engineer

    LeadSoc Technologies Pvt Ltd • bangalore, karnataka, in
    The Physical Design Engineer will be responsible for the full-chip and / or block-level physical implementation of complex digital, mixed-signal, or RF integrated circuits from.This role requires exp...Show more
    Last updated: 30+ days ago • Promoted
    Senior Physical Design Engineer / Leads

    Senior Physical Design Engineer / Leads

    Eximietas Design • Bengaluru, India
    Eximietas Hiring Senior Physical Design Leads / Managers.Location : Bengaluru or Visakhapatnam or San Jose, Bay Area, & Austin, USA. Anyone with a Valid H1B or Already in US.Typically requires a minimu...Show more
    Last updated: 30+ days ago • Promoted
    Physical Design Engineer

    Physical Design Engineer

    eInfochips (An Arrow Company) • Bengaluru, India
    Position : Physical Design Engineer.Location : Bangalore | Ahmedabad | Noida | Pune | Hyderabad.Block-level Physical Design from RTL / Netlist to GDSII. Physical, Timing & Power Signoff at block level.S...Show more
    Last updated: 9 days ago • Promoted
    Senior Physical Design Engineer

    Senior Physical Design Engineer

    ACL Digital • Bangalore Urban, Karnataka, India
    PNR Leads Required with Shorter Notice period to lead a Team for a Long-Term Project.Experience with physical verification checks DRC, LVS, Antenna, ERC, PERC, ESD etc. Experience in PnR tools like ...Show more
    Last updated: 30+ days ago • Promoted
    RTL-to-GDSII Implementation Lead

    RTL-to-GDSII Implementation Lead

    ACL Digital • Bengaluru, Republic Of India, IN
    Semiconductors / ASIC / VLSI / SoC Design.We are seeking a highly experienced and technically strong.RTL-to-GDSII implementation for complex SoC or block-level designs. The ideal candidate will lead...Show more
    Last updated: 30+ days ago • Promoted
    Senior Physical Design Engineer

    Senior Physical Design Engineer

    LeadSoc Technologies Pvt Ltd • Bengaluru, Karnataka, India
    Block / SOC-level Physical Design from.CTS, routing, extraction, and DFM.STA, DRC / LVS, Antenna / ERC, LEC, and ECO (timing & functional). Collaborate across teams, demonstrate strong communication, prob...Show more
    Last updated: 3 days ago • Promoted
    Physical Design Engineer

    Physical Design Engineer

    MediaTek • Bangalore Urban, Karnataka, India
    Netlist2GDS team for Hard Macro, Subsystem, partitions (7nm / 6nm / 5nm / 4nm…) for MediaTek’s Smartphone chip development. Technical Lead for a team of APR engineers for Hardmacros / Subsystems / Partitions....Show more
    Last updated: 4 days ago • Promoted
    CPU Physical Design Engineer

    CPU Physical Design Engineer

    7Rays Semiconductors • Bengaluru, Karnataka, India
    Title : CPU Physical Design Lead.High speed core development – Synth, constraints, and Physical Design.Engineer must have significant knowledge on highspeed cores including CPU, GPU, DDR etc.Must h...Show more
    Last updated: 30+ days ago • Promoted
    Physical Design Engineer

    Physical Design Engineer

    Sintegra Inc. • Bengaluru, Karnataka, India
    We are seeking a highly experienced.Senior Physical Design Engineer.Lead physical design activities from RTL to GDSII, ensuring high-quality and timely project delivery. Execute floorplanning, place...Show more
    Last updated: 30+ days ago • Promoted
    Lead Physical Design Engineer

    Lead Physical Design Engineer

    L&T Technology Services • Bengaluru, Karnataka, India
    LTTS is hiring for Physical Design Lead with 7+ years of experience on below JD : : .IP / Block level PnR activities from Netlist to GDS-II. Good knowledge of all PnR activities like Floor-planning, Pla...Show more
    Last updated: 30+ days ago • Promoted
    Lead Physical Design Engineer

    Lead Physical Design Engineer

    LeadSoc Technologies Pvt Ltd • Bengaluru, Republic Of India, IN
    Block / SOC-level Physical Design from.CTS, routing, extraction, and DFM.STA, DRC / LVS, Antenna / ERC, LEC, and ECO (timing & functional). Collaborate across teams, demonstrate strong communication, prob...Show more
    Last updated: 3 days ago • Promoted
    Lead Physical Design Engineer

    Lead Physical Design Engineer

    ACL Digital • Bengaluru, Karnataka, India
    Semiconductors / ASIC / VLSI / SoC Design.We are seeking a highly experienced and technically strong.RTL-to-GDSII implementation for complex SoC or block-level designs. The ideal candidate will lead...Show more
    Last updated: 30+ days ago • Promoted
    Physical Design Engineer / Lead

    Physical Design Engineer / Lead

    eInfochips (An Arrow Company) • Bangalore, IN
    PHYSICAL DESIGN ENGINEER / LEAD - NOIDA / Ahmedabad / Bangalore / Hyderabad / Pune.NO WORK FROM HOME OR REMOTE WORK).Job description : 4 to 15 Years of Hands on Experience. Block level Physical Design Implemen...Show more
    Last updated: 10 days ago • Promoted
    Physical Design Engineer

    Physical Design Engineer

    ACL Digital • Bengaluru, Karnataka, India
    Full Chip Physical Design Engineer.We are seeking a highly motivated and skilled engineer to join our SoC implementation team. You will be responsible for the physical design of complex ASICs and So...Show more
    Last updated: 30+ days ago • Promoted
    Physical Design Engineer

    Physical Design Engineer

    L&T Technology Services • Bengaluru, Karnataka, India
    L&T Technologies (LTTS) is looking for Physical Design Engineers (PnR)with 4.Please find the detailed job description below : : . IP / Block level PnR activities from Netlist to GDS-II.Good knowledge of...Show more
    Last updated: 30+ days ago • Promoted
    Physical Design Engineer

    Physical Design Engineer

    Tata Consultancy Services • Bengaluru, Karnataka, India
    Should have in depth experience in Floor-planning, CTS, Power routing, place and route, timing closure, DRC and LVS.Should have worked on the latest technology nodes (14nm or 2nm to 5nm).Must have ...Show more
    Last updated: 30+ days ago • Promoted
    Senior Physical Design Lead Engineer

    Senior Physical Design Lead Engineer

    ACL Digital • Bengaluru, Karnataka, India
    Should be able to handle Full chip PnR (timing / congestion / CTS issues), understanding of IO ring, package support, multi voltage design. Deep understanding of the concepts related to synthesis, place...Show more
    Last updated: 30+ days ago • Promoted