As a Senior Design Verification Engineer, you will contribute to exploring innovative hardware designs to enhance our devices. You will define verification methodology and implement test plans for advanced functional blocks while collaborating with cross-functional teams to develop world-class hardware devices. You will participate in the bringup of such blocks on Simulation and Emulation platforms.
You will work closely with multi-disciplinary groups including Architecture, RTL Design, PD, Validation, Software and Product Design to architect and implement verification environments for complex functional block that enable development of world-class hardware devices. In this role, you will :
- Architect and implement verification environments for complex functional blocks
- Create and enhance verification environments using SystemVerilog and UVM
- Develop comprehensive test plans through collaboration with design engineers, SW and architects
- Implement coverage measures for stimulus and corner-case scenarios
- Participate in test plan and coverage reviews
- Drive complex RTL and TB debugs
- Drive UPF based low power verification
- Contribute to verification activities across simulation and emulation platforms
- Work on creating the automation scripts to support DV methodologies
- Create infrastructure to performs system level performance analysis
BASIC QUALIFICATIONS
Bachelor's degree in Electrical Engineering or a related fieldKnowledge of hardware platformsExperience verifying at multiple levels of logic from IP blocks to SoCs to full system testingExperience using multiple verification platforms : UVM test bench, FPGA, emulator, software environments, and system testingExperience with test plan development, building the necessary test bench infrastructure, developing tests and verifying the designExperience with industry standard tools and scripting languages (Python or Perl) for automationExperience in object-oriented design skills10+ years or more of practical semiconductor ASIC experience including owning end to end DV of major SOC blocksExperience with RTL development environmentsPREFERRED QUALIFICATIONS
Master's degree or Ph.D. degree in Electrical Engineering or related fieldExperience with ARM and various DSP ISAsExperience in system-level debuggingExperience with transaction level modelingKnowledge of SoC architectureExperience communicating technical details verbally and in writingStrong programming skills in SV, UVM and C Knowledge of AMBA bus protocolsExperience with formal verification methods Experience with Low power verification methodsExperience with Baremetal processor environmentsFamiliarity with industry standard I / O interfacesFPGA and emulation platform knowledgeOur inclusive culture empowers Amazonians to deliver the best results for our customers.